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CHAPTER 1 
The ADSL Music System 
1.1 Background 
Experimentation in the electronic production of sounds is a 
fascinating area of study. The challenges in developing a 
computer system to play high quality electronic music in real 
time are great, and only recently has it been possible to achieve 
the task at all. In the past, computer generated electronic 
music was coded on a large mainframe computer, and then passed 
through a "music compiler." The compiler would compute digital 
samples of the waveforms to be heard, and store the result in 
digital form on the computer~s magnetic tape drive. When the 
individual waveform samples for the entire piece were calculated 
and stored on the tape, the tape would be removed from the 
mainframe computer, and taken to another digital tape drive whose 
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output was fed into a digital to analog convertor. The samples 
read from the tape were fed into the digital to analog convertor 
at a constant rate, and the analog output generated by the 
digital to analog convertor could then be listened to. 
Although the approach just described was extremely flexible 
in the types of sounds that could be produced, it had several 
major drawbacks. One problem was that an enormous amount of 
computer time was required to compute the samples to be written 
onto the digital tape. For example, to generate 5 minutes of 
music for a system having a sampling rate of 30KHz, 30,000 x 60 x 
5 • 9 million individual waveform sample points had to be 
computed and written onto tape. Each of these points would most 
likely be the sum of several signals in the computer score, so 
the amount of computation for even a very short segment of music 
could be very large. A second problem with the mainframe-tape 
approach was that a long turnaround time was required between the 
conception of a musical idea and its implementation as musical 
sound. First, there was the time required to compute all the 
samples and write them on tape, then the time to pick up the tape 
from the computer center, take it to the other tape drive, mount 
the tape, and then actually hear the musical sounds. Thus, 
turnaround time to correct an error could be on the order of 
several days. 
With the advent of the mini computer, the microprocessor, and 
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with constantly decreasing integrated circuit prices, it became 
eventually feasible to generate musical sounds in real time. In 
a real time system, the actual computation of the samples is not 
performed offline on a mainframe computer system, but during 
playback by dedicated computers and specialized hardware. With a 
real time system, turnaround is greatly improved, since now the 
coded musical score can be transformed not into individual 
waveform samples, by into higher level commands to the 
specialized harware synthesizer units, or to a processor 
generating waveform samples. The higher level representation 
allows experimentation in real time, allowing changing of voice 
instrument sounds, tempos, and dynamics by a user while listening 
to the piece being played. The changes specified by the musical 
experimenter during playback can later be added to the stored 
representation of the piece for future playback and further 
"editing," or the changes can be discarded, if the sounds made 
are not pleasing or desirable. 
1.2 The ADSL Music System 
The Advanced Digital Systems Laboratory (ADSL) Music System 
has been designed to allow experimentation in the development of 
electronic music synthesis, in both the development of 
synthesizer hardware devices, and in the development of the 
real-time software needed to control the synthesizer hardware. 
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The current configuration of the ADSL Music System is shown in 
Figure 1. The heart of the Music System is a combination of two 
microcomputers: the Music Processor, shown on the left of Figure 
1, and the Disk Manager Processor, on the right of the figure. 
The Music Processor is responsible for the real time control of 
the music synthesizers, the timing of musical events, and the 
loading of appropriate instruments definitions into the music 
synthesizer units. The Disk Manager is responsible for loading 
segments of a recorded piece of music from the floppy disk drives 
and transfering the data to the Music Processor, as well as 
storing pieces on disk that were "recorded" from the organ 
keyboard editor. 
To play a piece of music stored in cooed form on disk, the 
Music Processor and Disk Manager Processor cooperate in 
performing the task. First, the user selects the piece he wishes 
to hear by entering a command on the Main Console, which is 
attached to the Disk Manager. The Disk Manager then checks the 
user~s request to see if the piece specified is available. If 
the piece is available, the instrument definitions for the piece 
are loaded from disk into the Disk Manager~s memory, and sent 
across the parallel data bus to the Music Processor. The Music 
Processor receives the instrument data, and passes on the 
information to one or more of the synthesizers labeled "syn 0" 
through "syn 3" in Figure 1. Next, when all instrument 
definitions have been loaded from the disk to the Disk Manager 
ADSL MUSIC SYSTEM 
Organ 
Console -- MUSIC 
PROCESSOR 
t---- (8085) 
Terminal 
c.on-\ro~ 
dotll.. , syn 
f) 
'l 
syn 
1 
'iJ 
syn 
2 
'\l 
Poral\~l Da-\a. Bos 
syn 
3 
~ 
aud.i.o 0~~~~~------t-------~--------~ ~ 
' 
[, 
Aud1o Selector 14--
Audio Amplifiers 
spellkers _  BZ\ r\ R~ 
Figure 1 
ADSL Music System 
L 
Floppy 
Disk 
Drives 
DISK 
MANAGER 
PROCESSOR 
(Z80) 
' 
Main 
Console 
Mode1n 
j 
?1-.one. .....lr-. 
tiMS I 
CYBER 
174 
or 
175 
l11 
6 
memory to the Music Processor memory and finally to the 
synthesizers, the Disk Manager begins loading the musical code 
file from disk and transmitting it to the Music Processor. When 
a large enough portion of the piece is in the Music Processor~s 
memory, the Disk Manager tells the Music Processor to begin 
playing the piece. While the piece is playing, the Disk Manager 
will continue loading data from the disk and sending it to the 
Music Processor, until the entire piece is sent. Also, while a 
piece is playing, the user may enter various commands on the Main 
console to cause the music to pause, to resume playing after a 
pause, to vary the instrument definitions, to vary the tempo, to 
turn on or off one or more of the channels, or to restart the 
piece "from the top." 
When music playback is started, the Music Processor is in 
charge of reading the musical code it receives from the Disk 
Manager, and turning on and off the appropriate synthesizer 
channels at the correct times by interpreting the musical code 
commands. Thus, the highest priority job of the Music Processor 
is to turn on and off notes on channels, and to time the interval 
until the next note change. A secondary job during playback is 
to read data from the Disk Manager. Data is read during the idle 
periods the Music Processor has between note changes. Another 
secondary task is to act upon any command keys hit on the Organ 
Console, and to act upon commands sent by the Disk Manager. 
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Musical code is initially entered either as a text file to 
the Cyber computer system, or directly "played" on the organ 
console. If the piece is coded on the Cyber using the •TEMPO" 
music notation, the TEMPO source file is entered on the Cyber, 
compiled using the TEMPO compiler, and checked for errors. The 
object code file generated by -the compiler is then loaded from 
the Cyber to a floppy disk file on the Disk Manager. If a piece 
is input from the organ console, the piece is entered on the 
organ keyboard, and the keyboard editor program translates the 
piece directly into object code. The musical object code is then 
sent from the Music Processor to the Disk Manager, where the 
piece is stored on a disk file. 
The following sections will briefly describe the components 
of the ADSL Music System. A detailed discussion of the operation 
of each subsystem is beyond the scope of this thesis. 
1.3 Disk Manager Processor 
The Disk Manager Processor, in charge of handling the disk 
transactions for the Music System, is shown in Figure 2. The 
Disk Manager is based on a Z80 microprocessor, with two double 
density floppy disk drives, 48K of RAM memory, two serial ports, 
and one parallel port. The system runs the CP/M operating 
system, providing a named file structure on the disks, as well as 
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providing an editor, a Z80 macro assembler and an 8080 macro 
assembler. One of the serial ports is used to communicate with 
the CP/M system console (which is the Music System's Main 
Console) ., , while the second serial port is used to facilitate 
transfers to and from other computer systems, such as the 
University of Illinois Cyber 174 and Cyber 175 timesharing 
systems. A parallel port is used to communicate with the Music 
Processor. Communication between the two processors is 
accomplished using two uni-directional 8 bit handshaking parallel 
ports. Each 8 bit port also has associated with it a two bit 
port, which is used as a "transfer tag" field to allow easy 
identification of musical code data, commands, and instrument 
definition data transfers. 
The Disk Manager control program is currently written in Z80 
assembly language, because of speed cons~derations, and because 
no high level compiler was readily available. The Disk Manager 
program provides a "terminal mode," allowing connection to the 
Cyber computers via an accoustically coupled MODEM attached to 
the Z80's alternate serial port. The terminal mode allows the 
use of the CP/M console as a simple terminal on the Cyber, as 
well as providing a "downloading" function, allowing text files 
and Intel hex object files to be transfered from the Cyber to the 
Disk Manager floppy disks. A second mode available in the 
control program is a directory mode, displaying a catalog of 
available music disk files. A third mode is the play back mode, 
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allowing selection of one of the musical pieces in the catalog, 
and playing of the piece on the music synthesizers. While a 
piece is being played, the user can change tempos, momentarily 
pause the music, silence selected channels, and alter instrument 
definitions, via commands entered on the console keyboard. 
A third function of the Disk Manager, still under 
development, will allow storage and retrieval of music for use in 
conjunction with a music editor program. The music editor will 
allow entry and editing of music via the organ console keyboard. 
1.4 Music Processor 
The function of the Music Processor is to control the 
real-time devices in the system, the synthesizer units, as well 
as to respond to the organ keyboard, and to respond to commands 
and data coming from the Disk Manager. Figure 3 shows the 
arrangement of the devices in the Music Processor. The 
microprocessor used is an 8085 processor, with 64K bytes of RAM 
memory, a serial interface for use with a local console, an 
interrupt controller, a set of interrupt timers, and various 
parallel ports. A link to the Disk Manager is provided via two 
uni-directional 8 bit handshaking parallel ports, with two 
additional "transfer tag" bits in each direction to permit 
simultaneous transfers between the several simultaneous processes 
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running in the Music Processor and in the 
only a single set of parallel ports. 
12 
Disk Manager, using 
Four 8 bit handshaking 
output ports are provided to send commands to the synthesizer 
units. Three timers are available: one timer functions as a 
prescaler, the other timers can generate interrupts based on the 
output rate of the prescale timer. The prescaler is used as a 
tempo counter, while the other two timers are used for tempo 
dependent functions, such as the timing of the interval between 
note change events. Control of the organ keyboard, along with 
some output LEDs located on the organ console is provided by 
another set of parallel ports. When a key is pressed or released 
on the organ keyboard, a separate processor contained in the 
organ console unit senses the change, and informs the Music 
Processor of the change by generating an interrupt. The Music 
Processor~s interrupt routine then reads code of the affected key 
from an input port coming from the keyboard processor, along with 
a bit telling whether the event was a key press or key release. 
The final control port on the Music Processor is provided to 
control the Audio Selector unit. · The Audio Selector takes the 
audio outputs of the four synthesizer units, and mixes them to 
the corresponding speakers, dependent on commands from the Music 
Processor. Volume control of the mi~ed synthesizer outputs is 
also controllable via commands to the Audio Selector. 
The software running on the Music Processor takes the musical 
code received from the Disk Manager, and "executes" it, attacking 
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and releasing notes on selected synthesizers as specified by the 
music code opcodes. The code received from the Disk Manager is 
held in a FIFO (first-in, first-out) queue, entries of which are 
added to by the Disk Manager via the parallel link, and removed 
by the Music Processor (when music is playing). A duration 
interrupt timer is used to determine when to read the next 
musical event from the queue and execute it. When a duration 
interrupt is not being handled, the lower priority task of read 
data from the Disk Manager is performed. 
When the Disk Manager wishes to send a block of data to the 
Music Processor, it sends a "request" command for the desired 
queue. When enough room is available to meet the request in the 
requested queue in the Music Processor, a "buffer grant" signal 
is sent to the Disk Manager, telling it that it may send a block 
of data. This request-grant scheme allows running of the system 
without the potential of deadlock, a situation in which each 
processor is waiting on an event that can never occur under the 
current conditions. 
In order to allow addition of new synthesizer hardware units, 
all musical commands are sent through a set of driver routines in 
the Music Processor. These driver routines provide a logical 
synthesizer interface which is uniform. All commands are given 
via these logical level functions, and are then converted to the 
actual commands which are sent to the individual synthesizer 
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units over the synthesizer parallel ports. Thus, though each 
synthesizer unit may have different attributes and a different 
set of commands on its synthesizer control port, at the logical 
i/o level, all the synthesizers look "the same,• and any control 
software may be written without regard to the details of the 
implementation of the individual synthesizer units, provided that 
the logical synthesizer routines are called. Also, since the 
specifics of the individual synthesizers are localized in the 
driver routines, adding a new synthesizer to the system means 
only writing a set of simple driver routines to translate the 
logical synthesizer commands into the physical synthesizer 
commands to be sent over the control cable to the synthesizer. 
With appropriate software, the Music Processor may be used as 
a stand-alone system, using the organ console for input and 
control of the system. Use of the system as a sophisticated 
keyboard synthesizer is possible in this mode. Another 
possibility in the stand-alone Music Processor system is to 
perform local editing of music using the organ keyboard, and then 
to start up the Disk Manager when the piece is ready to be stored 
on disk. 
1.5 The TEMPO Music Compiler 
The University of Illinois Cyber 174 and Cyber 175 computer 
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systems provide a powerful addition to the ADSL Music System. A 
high level music compiler for the TEMPO music language developed 
in ADSL is available on the Cyber. Users can code musical scores 
and enter them into a text file on the Cyber using a text editor. 
The text file is then compiled by the TEMPO compiler, and an 
error listing and object code file are produced. When the music 
code is free of syntax errors, the object code may be loaded onto 
the floppy disks of the Disk Manager Processor, using the 
download mode of the Disk Manager executive program. The music 
can then be played to check for errors, and to get ideas for 
improvements. Corrections are then made to the Cyber text file, 
re-compiled on the Cyber, downloaded, and re-checked, until the 
music is satisfactory. 
The music compiler provides a powerful adjunct to the other 
entry mode of the Music System, the organ console keyboard. 
Also, since the organ keyboard input mode is a relatively new 
addition to the system, previous musical pieces were all entered 
using the TEMPO compiler. 
1.6 Synthesizer Units 
The ADSL Music System is designed to allow connection of 
different types of synthesizer units. Each synthesizer is 
connected to the Music Processor with a 26 pin ribbon cable. The 
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ribbon cable connects the synthesizer unit to an 8 bit 
handshaking i/o port on the Music Processor's i/o board. 
To add a new synthesizer unit to the system, the synthesizer 
unit must be designed to be controlled by commands from an 8 bit 
parallel port. Subroutines are then written on the Music 
Processor to translate logical synthesizer functions (attack, 
release, set volume, and so on) to the 8 bit command codes needed 
by the particular synthesizer unit. 
Audio outputs of the synthesizer are then connected to the 
Audio Selector. Since the Audio Selector is controlled by the 
Music Processor, the Music Processor can select the audio outputs 
of the synthesizers it is currently using. 
1.7 The PWMS Synthesizer 
The Programmable Waveform Multivoice Synthesizer (PWMS) unit 
is a digital music synthesizer attached to and controlled by the 
Main Music Processor of the ADSL Music System. This synthesizer 
c~rrently occupies the "synthesizer 0" position in the ADSL Music 
System. The PWMS unit generates up to 64 simultaneous musical 
voices in real time, with a sample rate of over 30 kHz. Each of 
64 channels is routed to one of eight audio output channels. 
Each voice has its own waveform and envelope table, so a 
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different instrument can be played by each voice. The volume and 
pitch of each voice can be set by the Music Processor. 
Chapter 2 describes the Hardware of the PWMS synthesizer, and 
Chapter 3 describes the software developed to run on the 
processor on board the synthesizer. Chapter 4 discusses the 
control commands issued to the PWMS synthesizer over the parallel 
cable connecting it to the Music Processor. These commands are 
issued by the logical i/o driver r.outines in the Music Processor 
software. Finally, Chapter 5 discusses possibilites for future 
improvements and expansion. 
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CHAPTER 2 
PWMS Hardware 
The PWMS synthesizer can be broken down into six major 
subsections: the synthesizer processor, the index generator, the 
table look-up unit, the envelope generator, the control unit, and 
the digital to analog converters. The interconnection of these 
subsystems is shown in the block diagram of Figure 4. The 
synthesizer processor reads commands from the Main Music 
Processor, and alters the parameters in the PWMS synthesizer 
memory (index memory or table memory) accordingly. The index 
generator updates the pointers for each part~s waveform and 
envelope, and passes the current pointer along to the table 
look-up unit. The table look-up unit takes the pointer provided 
to it by the index generator, along with the part number and 
envelope/waveform update indicator, and looks up the waveform or 
envelope sample asked for, passing the sample on to the envelope 
generator. The envelope generator takes the sample provided by 
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the table look-up unit, and computes the product of the volume, 
the current waveform sample, and the envelope level. This 
product is then accumulated in one of the output accumulators, as 
specified by the routing parameter for the part. The envelope 
generator then passes the data from the output accumulators to 
the appropriate DAC latch once per output channel each major 
synthesizer cycle (a major synthesizer cycle consists of the 64 
waveform updates, followed by the envelope update, followed by a 
processor cycle). The digital to analog convertors take a 12 bit 
number from the envelope generator~s output accumulators, latch 
it, and generate the appropriate analog voltage from zero to +10 
volts. Finally, the analog outputs of the DACs are fed to low 
pass filters, which are then fed to audio amplifiers, and 
ultimately to speakers. 
21 
2.1 Design Considerations 
The PWMS synthesizer was designed with several design goals 
in mind. One goal was to provide as many musical oscillators as 
possible, to allow performance of polyphonic music with 
instruments contructed with additive synthesis (each note is 
composed of several partials). Another goal was to allow the 
specification of the waveform and envelope to be used in each 
oscillator. A third goal was to keep the interaction required by 
the Main Music Processor to a minimum -- in other words, to 
perform as many of the waveform and envelope generation functions 
automatically, without need for external processor intervention. 
A final goal was to minimize the number of integrated circuits, 
the size, and the cost of the synthesizer unit. 
The design goals were met by having the synthesizer share a 
set of processing units among all the oscillators. Thus, there 
is not a separate circuit board or section of the synthesizer 
dedicated to each voice; all voices are generated by time 
multiplexing a set of functional units. Time multiplexing the 
synthesizer helps achieve the goal of minimizing circuitry, but 
it does tend to make the circuitry more complex. Also, in order 
to maintain a high sample rate on all oscillators, the time 
multiplexed circuitry must be run at a high clock rate. In 
addition to the high clock rate, it was necessary to break the 
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circuitry up into three pipeline stages in order increase 
performance without needing high speed integrated circuits. 
To achieve the goal of minimal external processor 
intervention, a separate microprocessor was incorporated into the 
synthesizer. This processor interprets commands it receives from 
the Main Music Processor via an 8 bit parallel port, and updates 
the appropriate synthesizer memory parameters. The inclusion of 
a processor within the synthesizer yields several benefits: it 
allows connection to the Main Music Processor via a single 8 bit 
handshaking port, stand-alone experimentation with the 
synthesizer via a serial monitor program on the synthesizer, and 
minimizes the interaction required by the Main Music Processor. 
To allow each oscillator to have its own waveform and 
envelope table, 32k (32768} bytes of programmable memory (RAM} 
were included within the synthesizer for storage of a 256 byte 
envelope and a 256 byte waveform table for each of the 64 
channels. High density 16k bit dynamic RAMs were utilized to 
keep the power consumption and chip count down. Since the 
synthesizer hardware is constantly cycling through the entire 
dynamic RAM area, no additional refresh hardware was necessary, 
since all 128 rows in each of the RAMs was accessed within the 2 
msec maximum refresh period required by the dynamic RAM chips. 
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2.2 Multi-Voice Common Control Structure 
To implement the large number of voices available (64) on the 
PWMS synthesizer without having an enormous amount of circuitry, 
a set of high performance pipelined functional units were 
designed which are shared among all of the 64 parts. Every 32 
microseconds, the synthesizer performs a "major synthesizer 
cycle,• which generates the waveform samples for the 64 
oscillators (64 waveform update cycles), followed by one envelope 
update cycle, followed by one processor cycle. Sequencing logic 
and counters were used to generate the appropriate control 
signals and addresses to step through these 66 updates. 
The generation of a waveform sample is performed by 
maintaining a pointer and increment register for each voice. The 
pointer and increment registers are held in the "index RAMs,• 
composed of six 256 by 8 bit static RAM chips. The part number 
being updated is used to address a location in the RAMs holding 
the pointer and increment data for the part. For example, the 
waveform pointer for part 5 is stored at location 5 in index RAMS 
0, 2 and 4; the waveform increment for part 5 is held in index 
RAMs 1, 3 and 5. Table 1 shows a memory map of the index RAMs. 
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Table 1 
PWMS Index RAM Address Map 
CE PARTNOI RAM 0 I RAM 1 I RAM 2 I RAM 3 I RAM 4 RAM 5 
---------+---------+--------+---------+--------+--------- -------00 00-3FH wave ptr wave inc wave ptr wave inc wave inc wave 
bits bits bits bits bits . ptr 
23-16 23-16 15-8 15-8 7-0 7-0 
---------+---------+--------+---------+--------+---------01 00-3FH env ptr env inc env ptr env inc env inc env ptr 
bits bits bits bits bits 
23-16 23-16 15-8 15-8 7-0 7-0 
---------+---------+--------+---------+--------+--------- -------
10 00-3FH\inaccess-,volume linaccess-,routing linaccess- unused 
ible parm ible parm ible 
---------+---------+--------+---------+--------+--------- -------11 00-3FH inaccess-lenvelope inaccess- unused inaccess- unused 
ible \limit ible ible 
parm* 
---------+---------+--------+---------+--------+--------- -------
legend: 
* 
C • Control access (address line A7 on RAMS 
1, 3 and 5). 
E = Envelope cycle (Ezl means doing envelope). 
PARTNO • Part number being updated, in range 0 to 63 
(00-3FH). 
Note: The envelope limit parameter for part 
N is held at location (N-1) mod 64. 
To update a channel, the pointer for the channel is added to 
the increment for the channel, and the result is stored back into 
the pointer. A carry out of the most significant bit of the 
adder is ignored, so all arithmetic is performed modulo 2**24 (2 
to the 24th power). The upper 8 bits of the updated pointer are 
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used to index into the waveform table for the part. The value 
read from the waveform table is passed on to the envelope 
generation unit, which modulates the sample with the current 
envelope and volume levels. This updating operation is performed 
65 times in each major synthesizer cycle: 64 updates of the 
waveform pointers, and one update of one of· the 64 envelope 
pointers. 
2.3 Functional Description 
This section describes the operation of the PWMS synthesizer 
in greater detail. As an aid to specifying precisely how the 
hardware operates, a high level language description is given in 
the language Pascal. This description serves as a concise model 
of the operation of the PWMS synthesizer. In fact, a program 
similar to this description was used to simulate the operation of 
the synthesizer during the design phase. 
2.3.1 Synthesizer Major Cycle 
Figure 5 gives a Pascal description of the PWMS synthesizer. 
Lines 15 through 35 declare the storage areas used by the prgram. 
Lines 85 through 93 are the "main program," representing the 
repetition of major synthesizer cycles in the PWMS synthesizer 
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hardware. In line 88, the 64 waveform updates are performed. 
Line 89 performs the single envelope update done per major 
cycle. Line 90 represents the processor access cycle available 
at the end of each major cycle. This cycle does nothing if the 
processor has not requested a synthesizer RAM access cycle. A 
processor cycle is always present in each major cycle, whether it 
is a •valid" cycle or not. The •repeat• and •until" statements 
in lines 87 and 91 represent the continuous cycling of "major 
cycles• in the PWMS hardware. 
1 {======================================================•=====} 
frigure s} 
~ Pascal Functional Descriptio~ 
2 
3 const 
4 
wordsize 
fracsize 
= 2**24; 
• 2**16; 
5 
6 
7 
8 
9 
10 
11 
1,2 
13 
14 
15 
16 
17 
lS 
19 
20 
21 
22 
23 
24 
25 
26 
type bitS 
bitl2 
bit24 
= 0 •• 255; 
= 0 •• 4095; 
var 
partrange 
spkrrange 
pt: bit24; 
en, 
= o •. wordsize-1; 
= 0 •• 63; 
= 0 •• 7; 
p: partrange; 
enlim,sam: bitS; 
spkr: spkrrange; 
waveptr, 
waveinc, 
envptr, 
envinc: array[partrange] of bit24; 
first: array[partrange] of boolean; 
{24 bit number} 
{16 bit fraction} 
1
8 bit numbers} 
12 bit numbers} 
24 bit numbers} 
{64 oscillators} 
{8 output spkrs} 
{temp point value} 
!next env to do} current part } temp sam value} temp spkr routing} 
!waveform pointers} waveform incrs} env pointers} env increments} 
{flags DAC dump} 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
routing: 
vol: 
wavetable, 
envtable: 
envsam: 
envlimit: 
outacc: 
array[partrange] 
array[partrange] 
array[partrange, 
array[partrange] 
array[partrange] 
array[spkrrange] 
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of spkrrange; {where to sound} 
of bitS; {volume of a part} 
bitS] of bitS; 
{waveform tablesJ 
envelope tables 
of bitS; leur env vol levj 
of bitS; envelope limits 
of bitS; for mixing} 
38 procedure waveupdate; 
39 
40 
41 
42 
43 
44 
45 
46 
47 
48 
49 
so 
51 
52 
53 
54 
55 
56 
57 
58 
59 
60 
61 
62 
63 
64 
65 
66 
67 
68 
69 
70 
71 
72 
73 
74 
75 
76 
77 
begin {waveupdate} 
pt:• (waveptr[p] + waveinc[p]) mod wordsize; 
waveptr[p] :• pt; {update ptr} 
sam:• envsam[p) * wavetable[p, pt div fracsize] * vol[p]; 
spkr:• routing[p]; 
if first[p] then 
begin 
outdac(spkr, outacc[spkr]); {set DAC latch for speaker} 
outacc[spkr] :• sam; {"clear" output accum} 
end _ 
else outacc[spkr] := outacc[spkr] +sam; {mix voices} 
end; {waveupdate} 
procedure envelopeupdate; 
begin {envelopeupdate} 
pt:• (envptr[en] + envinc[en]) mod wordsize; 
if (envptr[en] div fracsize) < enlim then 
then envptr[en] := pt; {check if at env limit} 
envsam[en] :• envtable[en, pt div fracsize]; 
enlim:• envlim[en]; {get lim for next env update} 
en:= (en + 1) mod 64; {advance to next envelope} 
end; {envelopeupdate} 
procedure processorcycle; 
begin {processorcycle} 
if PREAD•l then PD7-PDO:= readsynram(PADlS-PADO, INDEX) 
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79 
80 
else writesynram(PADlS-PADO, INPEX); 
CYACTIVE:c false; 
81 end; 
82 
{processorcycle} 
83 
84 
85 
86 
87 
88 
89 
90 
91 
92 
93 
begin {major synthesizer cycle} 
repeat 
for p:= 0 to 63 do waveupdate; 
envelopeupdate; 
if CYACTIVE then processorcycle; 
until false; {forever} 
end. {major synthesizer cycle} 
Figure 5 
PWMS Pascal Functional Description 
2.3.2 Waveform Update Cycle 
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Lines 38 through 54 give the waveform updating operation, 
"waveupdate." First, in line 42, the pointer ~nd increment 
registers for the current part (given by the index variable "p") 
are added together to yield the next value of the pointer "pt." 
Next, in line 43, the new pointer is stored into the pointer 
register for the part. Now, the part number and the upper 8 bits 
(the integer part) of the pointer are used to read a value from a 
waveform table. The value read is multiplied by the volume level 
•vol[p]" and by the current envelope volume level "envsam[p]" to 
yield the output sample "sam" in-line 44. In line 47, the flag 
bit "first[p]" is examined. The "first" bit indicates to the 
envelope generator that an accumulated sum for a speaker should 
be output to the latch register in front of the DAC. The bit 
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"first" will be set true for only one voice in the list of voices 
assigned to a particular speaker. If the "first" bit is true, 
then line 49 outputs the accumulated sum to the speaker (computed 
in the last major cycle) to the DAC selected by the routing 
value, "spkr," for the part. The output accumulator for . the 
selected speaker, "outacc[spkr]• is then set to the current 
waveform sample, effectively "clearing• the output accumulator 
for a new cycle. If the "first" bit is not true, then the 
current sample is simply added to the current contents of the 
selected output accumulator (line 52) • 
2.3.3 Envelope Update Cycle 
Lines 58 through 70 represent the envelope updating 
operation, •envelopeupdate." Line 62 computes the next envelope 
pointer, "pt" by adding the old pointer to the increment. This 
operation is identical to the addition done on line 42 in 
"waveupdate." Next, the upper 8 bits (the integer part) of the 
current pointer are compared to the envelope limit for this part, 
which was read from RAM into register "enlim" at the end of the 
previous · envelope update cycle. If the pointet is less than the 
limit, the temporary pointer "pt" is written to the pointer 
register •envptr[en]." The envelope limit register is used to 
form the sustain portion of the envelope for an instrument. When 
the pointer reaches the spot in the envelope table specified by 
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the limit value, it stops advancing, and maintains the same 
volume level. In line 66, the new envelope sample register is 
computed by looking up the envelope table sample specified by the 
part "en" and the integer part of the pointer "pt." Finally, in 
line 68, the variable "en" is advanced to the next part. Thus, 
only one envelope update is performed per major synthesizer 
cycle. This has the effect of prescaling the envelope rate 
specified in the envelope increment registers by 64, since only 
one of the 64 envelope pointers is updated· per major cycle. 
2.3.4 Processor Cycle 
Each major cycle, one processor cycle is performed. During 
this cycle, the processor can read or write any location in the 
table or index internal RAM of the synthesizer. If the processor 
wants to access the RAM, it sets up the 16 address lines 
PAD15-PADO, the read/write select line PREAD, the data lines 
PDB7-PDBO, and the index/table selection bit INDEX. It then 
activates the cycle request line, setting the CYACTIVE flip flop. 
When the next processor cycle comes along, ·the transaction set up 
will be performed. When the transaction is completed, the 
CYACTIVE flip flop is cleared, signalling to the processor that 
the operation is complete. In the case of a write operation, the 
processor need not wait for the completion of the cycle, unless 
it wants to change any of the address, data, PREAD or INDEX lines 
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immediately. For a read operation, the processor waits for cycle 
completion, then reads the data bus from the synthesizer RAM into 
one of its internal scratchpad registers. Lines 73 through 81 in 
Figure 5 represent the operation of a "valid processor cycle," as 
described above. If a processor cycle occurs, but the CYACTIVE 
flip flop is not set, the processor cycle still occurs, but no 
alteration of RAM is done. 
2.4 Pipeline Structure 
The PWMS synthesizer employs a three stage pipeline structure 
in order to obtain high performance using only standard speed 
integrated circuits. Figure 4 shows the locations of the 
pipeline registers between stages. Each pipeline cycle consists 
of nine clock cycles of 54.25 nanoseconds (ns) each, for a total 
pipeline stage time of 488.25 ns. If no pipelining were used, 
the total time to compute a sample would be about three times the 
pipeline cycle time, or 1.46 microseconds, which would yield a 
sample rate of only 10.3 kHz. Using pipelining, the sample rate 
is tripled to 31 kHz, since the computation of three different 
samples is done simultaneously, with the indexing for part N 
being done at the same time as the table look-up for part N-1, 
and the envelope generation for part N-2. 
Although ·increasing the effective throughput of the hardware, 
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pipelining does have the disadvantage of adding circuitry to the 
system, in the form of pipeline latches, as well as increasing 
the complexity of the control logic. In the PWMS synthesizer, 
latches are used to hold the current data to be worked on by the 
table look-up and envelope pipeline stages. The outputs of a 
stage are latched into the pipeline registers at the very end of 
each 488 ns pipeline cycle. 
The outputs of the first pipeline stage, the index generator, 
are held in four 8 bit latches, as shown on sheet 7 of the PWMS 
synthesizer schematics in Appendix A. Latch IFl holds the part 
number (XSEL6 to XSELO), and a bit telling whether this is an 
envelope update or not (XENVCY). Latch IF12 holds the volume 
level bits (XVOL7 to XVOLO), which are not used in pipeline stage 
2, but are merely passed on to stage 3. Latch IF23 holds two 
control bits used by stage 2: TVPROCY/ and XPROCY, as well as .the 
routing selects XCTLS to XCTLO, which are not used in stage 2, 
but are passed on to the envelope generator stage. Finally, 
latch IF34 holds the integer por·tion of the index generated by 
stage 1 (the uppe~ 8 bits), which is used in conjunction with the 
part number to look-up a sample in one of the waveform or 
envelope tables. 
The pipeline registers between the table look-up stage and 
the envelope generation stage consists of two 8 bit latches, and 
four 4 bit latches, as shown on sheet 5 of the PWMS schematics in 
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Appendix A. Latch TGl holds the part number to operate on (XSELS 
to XSELO), and whether this is to be an envelope update or not, 
as determined by the signal XENVCY. Latches TG30 and TG39 hold 
the output of the table look-up stage, which is the 8 bit number 
that was fetched from the selected waveform or envelope table. 
Latches TG12 and TG21 hold the volume parameter, as passed along 
from the stage 1-2 pipeline register. Finally, latch EA20 holds 
the routing control bits obtained from the stage 1-2 pipeline 
outputs, as well as a signal indicating whether this is a 
processor cycle or not (YPROCY). 
The output of the envelope generator, pipeline stage 3, is 
stored in the latch registers in front of each digital to analog 
convertor (DAC). These registers could be thought of as another 
set of pipeline registers, however, these registers are not 
latched simultaneously at the end of each pipeline cycle, as are 
the stage 1-2 and stage 2-3 pipeline registers. The DAC latches 
are loaded selectively each cycle, as determined by the routing 
control bits. 
Figure 6 details the state of the pipeline at particular 
times. Ih 6(a), part 2 is having its index generated in stage 1, 
while part 1 has already had its index generated, and is now in 
the table look-up stage. Part 0 is in the final stage, the 
envelope generation stage. 
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Figure 6(b) details the state of the synthesizer one pipeline 
clock time (488.25 nsec) later. Part 2 has moved to stage 2, 
part 1 to stage 3, and part 0 has left the pipeline since its 
update was completed in the previous cycle. A new part, part 3, 
has entered the pipeline at stage 1. 
Figure 6(c) shows the state after a second pipeline clock has 
occurred. We see part 2 has reached the third pipeline stage 
now. Finally, after a third pipeline cloc~, for a total of 3 x 
488.25 nsec = 1.46 usee, the processing of part 2 is complete. 
Thus, although the total time to update a part is 1.46 usee, the 
effective throughput time is one third of this, or 488.25 nsec, 
due to the parallelism in the pipeline stages, which actually are 
processing three parts simultaneously. 
---------------Waveform 
Stage 1 cycle, part 
2 
-------------Waveform 
Stage 2 cycle, part 
1 
-------------Waveform 
Stage 3 cycle, part 
0 
---------------
(a) 
---------------Waveform 
cycle, part 
3 
-------------Waveform 
-> cycle, part 
2 
-------------Waveform 
cycle, part · 
1 
---------------
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Figure 6 
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2.5 PWMS Processor 
The processor on board the PWMS synthesizer accepts commands 
from the Main Music Processor over a parallel cable, and carries 
out the command, changing the necessary parameters in the PWMS 
synthesizer internal memory. The processor used as the 
synthesizer processor is a Mostek 3874 microprocessor, which is a 
member of the Mostek 3870 single-chip microcomputer family. The 
3874 executes the F8 instruction set, and addresses 2048 bytes of 
erasable ROM (EPROM) for program storage, and includes 64 bytes 
of RAM programmable memory, 64 scratchpad registers, four 8 bit 
parallel input/output ports, an external interrupt, an interrupt 
timer, and a clock generator, all on a single chip. The 2K EPROM 
is actually a 2716 2K EPROM chip, which is "piggy back" mounted 
in a socket atop the 3874. Each line of each parallel port may 
be separately used as an input line, an output line, or as a 
bi-directional line. Figure 7 gives a diagram of the 3874 
processor architecture. 
The features of the 3874 processor are used as follows: the 
2K of EPROM is used to hold the cable interpreter program and its 
associated tables, as well as the terminal monitor program. 
Parallel port Pl is used as 7 output lines and one input line: 
the 7 output lines generate control signals, and the one input 
line is a status line from the synthesizer memory to the 
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Figure 7 
3874 Architecture 
processor interface circuitry. Port 0 is used to read data from 
the cable connected to the Main Music Processor, as well as to 
read/write data from/to the serial port chip {8251A USART) which 
interfaces to a terminal when the serial monitor program is 
running. Port 4 is used as an 8 bit data bus to the PWMS 
internal memory, and the STROBE/ line associated with port P4 is 
used to initiate a processor access cycle to the synthesizer 
internal memory. Port 5 is used as a multiplexed 16 bit address 
bus for setting up the addres.s to be accessed during a processor 
access cycle. The 64 bytes of RAM in the 3874 are used to hold 
the routing data from the 64 channels. The external interrupt 
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input line is used as the command request line from the Main 
Music Processor. The internal interrupt timer is currently not 
used. 
Figure 8 shows the overall processor circuitry, including the 
parallel cable interface, serial interface, and the synthesizer 
memory access interface. The 18.432 MHZ main system clock is 
divided by 5 to create a 3.6864 MHZ clock to run the processor. 
The 3.6864 MHZ clock is then divided by either 24 or by 48 to 
create a clock of either 16 x 9600 or 16 x 4800 Hertz. This 
clock is used as the baud rate clock on the 8251A serial 
interface chip, and baud rates of 9600 and 4800 baud are 
selectable via switches. 
The parallel cable interface to the music processor consists 
of 8 data lines from the music processor (CD7 to CDO) , a request 
line (PREQ/), an acknowledge line (SACK/), and a synthesizer 
reset line (SRESET/). Bit 3 of port Pl (UCS/) is used to select 
the 8 bit parallel data from the cable when UCS/ is high, and the 
8251A~s output when UCS/ is low. When the synthesizer processor 
is running the cable command program, the PREQ/ and SACK/ lines 
are used to transfer parallel data to the synthesizer, as shown 
in the timing diagram of Figure 9. First, the Main Music 
Processor places data onto the CD7 to CDO data lines. It then 
pulls the PREQ/ line low, generating an interrupt to the 3874 
synthesizer processor. When the synthesizer processor recognizes 
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the interrupt, it reads the data from the CD7 to CDO lines, then 
pulls the SACK/ line low, informing the Main Music Processor that 
the data has been accepted. The Main Music Processor will then 
pull the PREQ/ line high again, but will not try to send another 
byte until after the SACK/ line has been returned to the inactive 
(high) state by the synthesizer processor. 
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Cable Transfer Timing 
Transactions between the 3874 processor and the PWMS internal 
memory are performed using port P4, port PS, and control and 
status lines on port Pl. Since the synthesizer memory is 
constantly being accessed at a high rate, a special means of 
allowing processor access to the memory has been provided. The 
66th cycle of each major synthesizer cycle is allocated as a 
processor access cycle. To use this cycle to access the 
synthesizer internal memory, the processor must first set up the 
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address, read/write, and index/table selection lines, then 
initiate a cycle request. When the next processor access cycle 
comes along, the processor#s request will be granted, and the 
•cycle active• flip-flop will be cleared, indicating to the 3874 
processor that the requested operation has been accomplished. 
To initiate a cycle, the address lines PADlS to PADO must 
first be set to the desired location to access. The upper 
address lines, PADlS to PADS, are held in an 8 bit latch. The 
latch is loaded from the output of processor port Pl on the low 
to high transition of the HIADCLK control line (port Pl, bit 0}. 
Once the upper address latch has been loaded, the low address 
lines PAD7 to PADO can be set by outputting them to port Pl. 
Next, the INDEX (port Pl, bit 2} and PREAD (port Pl, bit 1} 
control lines are set as desired. An index RAM access is 
specified if INDEX is high, while a table RAM access is specified 
if INDEX is low. A memory read will be performed if PREAD is 
high, and a memory write will be done if PREAD is low. 
Finally, the data lines must be properly set up, and a 
processor access cycle must be requested. Port P4 of the 3874 
processor has associated with it an output strobe line (STROBE/}, 
which is pulsed low shortly after an output instruction is 
performed to port P4. The high to low transition of the STROBE/ 
line is used to clock the CYACTIVE flip-flop high. Thus, for a 
memory write request, the data to be written on port P4 is 
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output, and the STROBE/ line initiates a processor access cycle. 
For a memory read operation, all zeros are output to port P4, 
which clears this port for an input operation, and initiates a 
processor access cycle. 
For a read cycle (see Figure 10}, the 3874 processor monitors 
the state of the CYACTIVE flip-flop via port Pl, bit 7. When the 
read operation has been performed, and the data read is available 
on port P4, the CYACTIVE flip-flop is reset. Once the processor 
sees this status line go low, it can read the data via an input 
instruction from port P4. For a write cycle (see Figure 11), the 
3874 processor may continue to execute its code without needing 
to wait for completion of the cycle, provided the processor 
checks to see that the previous cycle is complete before setting 
up the address, INDEX, PREAD, or data lines for the next write 
cycle. 
2.6 Index Generator 
The index generator in the PWMS synthesizer manages and 
updates the pointers into the waveform and envelope tables for 
each of the 64 voices. Each voice has a set of locations in the 
6 index RAMs allocated to store the parameters for the particular 
voice. These locations can be read from or written to by the 
synthesizer processor at any time, but are accessed by the 
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synthesizer in a fixed pattern. Each voice has a 3 byte waveform 
pointer, a 3 byte waveform increment, a three byte envelope 
pointer, a 3 byte envelope increment, a one byte volume level, a 
one byte routing control parameter, and a one byte envelope limit 
parameter. Table 1 shows the mapping of these parameters into 
the 6 RAM chips, numbered RAM 0 to RAM 5. 
The index generator functional unit is depicted in Figure 12. 
Each index pipeline cycle is broken into two sub-cycles, 
sub-cycle A, and sub-cycle B, as shown in the timing diagram of 
Figure 13. During sub-cycle A, the current pointer for the part 
is read from RAMS 0, 2, and 4 (RAM 0 holds the most significant 
byte, RAM 4 the least significant byte), and the increment is 
read from RAMs 1, 3, and 5. These two 24 bit numbers are added 
together (ignoring overflow), and latched into the 24 bit pointer 
latch at the end of sub-cycle A. 
After sub-cycle A has loaded the updated pointer value into 
the pointer latch, sub-cycle B is initiated. RAMs 0, 2, and 4 
are switched from read mode to .write mode, and the output of the 
pointer latch is enabled, causing the updated pointer -to be 
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written back into RAMs 0, 2, and 4. Meanwhile, since the 
increment RAM values are not updated, RAMs 1, 3 and 5 are 
available for another use, namely for reading control parameters. 
The control parameters are stored in RAM locations where address 
line A7 is high. Reading the parameters is accomplished by 
leaving RAMs 1, 3, and 5 in the read mode, and switching address 
line A7 on these RAMs high, accessing the control area of these 
RAMs. Thus for RAMs 1, 3, and 5, sub-cycle B is a "control read" 
sub-cycle, while for RAMs 0, 2, and 4, sub-cycle B is a "pointer 
write" sub-cycle. 
The control parameters read during sub-cycle B . . are latched 
into the stage 1-2 pipeline register at the end of the pipeline 
cycle. RAM 1 holds the "volume parameter" used to scale the 
signal in the envelope unit. RAM 3 holds the "routing parameter" 
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used in the envelope unit to select which speaker to send a part 
to. 
The operation of the index generator described above is for a 
waveform update cycle. The operation of the index generator is 
somewhat different when an envelope update cycle is performed. 
Sub-cycle A for an envelope cycle works the same as for a 
waveform update. In sub-cycle B, however, the writing of the 
pointer back to the pointer RAMs 0, 2, and 4 is conditional, 
based on a comparison of the curr.ent pointer with the value held 
in the envelope limit latch. The envelope limit latch contains 
an 8 bit value used to stop advancement of the envelope pointer 
past a given point in the envelope table. The envelope limit 
latch is loaded by sub-cycle B of the previous envelope update 
cycle, and contains the contents read from RAM 1 of the previous 
envelope cycle with both A6 and A7 high (control and envelope). 
The envelope limit feature is useful for implementing an 
attack-sustain-release byte of envelope, as depicted in Figure 
14. Initially, the envelope limit is set to the location in the 
envelope table of the first sustain area, and the envelope is set 
to zero to attack the note. The envelope pointer will be stepped 
at a rate determined by the envelope increment register. When 
the envelope pointer reaches the sustain point of the envelope 
table specified by the envelope limit value (the limit is 120 in 
the example of Figure 14(b)), the envelope pointer will no longer 
be advanced, and the envelope will sustain until the envelope 
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limit is moved forward, or the envelope pointer is reset. To 
release the note {for a simple attack-sustain-release envelope) , 
the envelope limit register is set to point near the end of the 
table {set to 250 in the example) • Now the envelope pointer 
advances until the pointer reaches the new limit, where another 
sustain occurs, presumably at a very low or zero volume level. 
The envelope limit feature allows an attack-sustain-release 
envelope to be implemented with only two interactions by the 
synthesizer processor: one interaction to attack the note, and 
one to release the note. Multiple envelope segments can also be 
easily implemented, provided the processor moves the envelope 
limit to intermediate "sustain" areas in an envelope table 
partitioned into more than two envelope segments. If multiple 
segments are implemented, then the synthesizer processor must 
keep track of the time until the next segment is started. This 
timing is not currently implemented in the synthesizer software, 
but could be implemented using the interrupt timer in the 3874 
processor, along with storage of the additional envelope segment 
parameters in portions of the index RAMs which are not used by 
the synthesizer hardware. 
When the synthesizer processor wants to read or write the 
index RAMs, it will initiate a processor cycle request with the 
INDEX control line high. Now, when the next processor cycle time 
slot comes along, the IVPROCY/ line will be activated, indicating 
a "valid" processor index cycle is in progress. The lower 3 
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address lines, PAD2 to PADO are used to select which of the 6 
index RAMs is to be accessed, by enabling only one of the 74LS245 
bi-directional buffers. If a read cycle is desired, as indicated 
by the PREAD line being high, the index unit will go through the 
normal sub-cycle A, sub-cycle B sequence, with the exception that 
during sub-cycle B, the write of the new pointer to RAMs 0, 2, 
and 4 is inhibited, as well as the fact that address line 7 is 
not switched on RAMs 1, 3, and 5, since the address fed to the 
RAMs is the processor address given by lines PAD15 to PADS. The 
data read from the selected index RAM, routed through the enabled 
bi-directional buffer, is latched into the processor data bus 
input latch at the end of the pipeline cycle. 
For a processor write cycle to an index RAM, the sequence of 
events is similar to the sequence described above for a read, 
except that during sub-cycle B, one of the write enable lines, 
IWEO/ through IWES/, is pulled low on the index RAM selected by 
the PAD2 to PADO processor address lines. 
2.7 Table Look-up Unit 
The table look-up unit takes the part number, envelope cycle 
indicator, and pointer within the specified table, and reads the 
appropriate 8 bit number from a 32768 (32k) byte waveform storage 
area. The table look-up unit consists of 16 4116 16k x 1 bit 
so 
dynamic RAM chips, two data buffers, two address multiplexers, 
and the associated control circuitry, as depicted in Figure 15. 
The control circuitry for the table unit generates the 
signals necessary to read and write the dynamic RAM memory. The 
4116 chip has 14 address lines to select one of 16k locations. 
The 14 address lines are provided to the chip by time 
multiplexing first the upper 7 address lines, then the lower 7 
lines. The RAS/ (row address strobe) and CAS/ (column address 
strobe) lines are used to strobe the upper and lower addresses 
into the dynamic RAM chips. Figure 16 shows the relationship of 
the timing -signals in the table look-up unit. Initially, the 
address multiplexer line, ROWEN, is high, which routes the upper 
address lines (row address) onto the seven 4116 address lines. 
Then, the row address strobe (RAS/) is pulled low (active), 
latching the row address into the chip. Next, the ROWEN line is 
switched low, to route the lower address lines onto the 4116 
address lines. Next, the column address strobe (CAS/) line is 
pulled low (active) , latching the lower address lines into the 
RAM chips, and initiating a read cycle. Actually, there are two 
CAS/ lines, CASO/ and CASl/, to select the correct half of the 
dynamic memory artay. The 4116 will not perform a read or write 
unless its CAS/ line is activiated. The CAS/ lines are thus used 
as a chip select, by activating the CAS/ line to only one bank of 
8 chips. The CASO/ and CASl/ lines are mutually exclusive, arid 
will activate only one 16k byte bank, leaving the other inactive, 
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since only one bank will receive both CAS/ and RAS/. The lower 
pointer address line, XADO, is used to select which CAS/ line is 
activated. 
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Table Look-up Timing 
Once the CAS/ line is pulled low, the 4116 memory chips begin 
their read cycle. After the access time of the chips have 
passed, valid data from the addressed location appears on the RAM 
data outputs, for the 8 RAMs that got a CAS/ signal. This data 
is fed to the input of the stage 2-3 pipeline register, where the 
data is latched at the end of the pipeline cycle. After the data 
is latched into the pipeline register, the CAS/ line is returned 
to its inactive (high) state to prepare the RAMs for another 
cycle. 
Dynamic RAMs store their data in the parasitic capacitance of 
the input to a single transistor memory element. The RAM cell 
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the maximum time allowed to refresh all rows in the 4116 chip. 
Thus, all rows are cycled through within the required refresh 
time. The lower pointer address line, XADO, is used to select 
which bank of 8 chips gets the CAS/ signal, but both banks always 
get a RAS/, so one bank does the actual reading, while the other 
bank is refreshed. 
The timing of a processor access to the table RAM area is 
similar to the timing of a normal cycle, as shown in Figure 17. 
When a processor access cycle to the table RAMs is performed, the 
TVPROCY/ line is activated. A processor read cycle is identical 
to a normal read, except that the address provided to the RAMs 
was selected from the processor address lines PADlS to PADO 
before the stage 1-2 pipeline registers. Also, at the end of the 
processor table read pipeline cycle, the processor data bus latch 
is latched with the data read from the table RAM location 
selected. The timing for a processor table write cycle is the 
same as for a read, except that the PREAD line is low, causing 
the table write enable (TWE/) line to the RAMs to be low. When 
TWE/ is low, the CAS/ strobe line will activate a write 
operation, using the data on the 4116 DI lines as the data to 
write. At the completion of a table processor read or write 
cycle, the CYACTIVE flip-flop is reset, informing the synthesizer 
processor that the table access that it initiated has been 
completed. 
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2.8 Envelope Generator Unit 
The envelope generator shapes the envelope of the signal, as 
well as mixing the part with samples from other parts that are 
routed to the same speaker. The envelope generator can be broken 
into two parts: the envelope shaper section, and the output 
accumulator section. The envelope shaper performs a sequence of 
two multiplications, then passes the result on to the output 
accumulator section. The output accumulator adds the envelope 
shaper result to the current sum of other part samples routed to 
the same speaker, and stores the result back into the selected 
output accumulator. 
The envelope shaper section of the envelope generator is 
shown in Figure 18. The envelope shaper computes the product of 
the current waveform sample times the volume parameter times the 
current envelope level. The current envelope level is read from 
a local 4118 static RAM, and the waveform sample and volume 
parameter are read from the stage 2-3 pipeline register. For a 
normal waveform cycle, the YENVCY signal com~ng from the stage 
2-3 pipeline · is low, causing the 4118 to read the current 
envelope level for this part. The part number is used to address 
the 4118, which contains data stored from the last 64 envelope 
generator envelope update cycles. While the envelope level is 
being read from the 4118 RAM, the pipeline outputs from the table 
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unit are enabled onto the inputs of the AM25S557 8x8 
combinational multiplier. The volume, an 8 bit unsigned 
quantity, is multiplied by the waveform sample, an 8 bit 2~s · 
complement quantity, and is latched into the multiplier latch on 
the rising edge of the signal MULLATCK. After the multiplication 
result has been latched, the pipeline outputs are disabled, and 
the output of the 4118 RAM, which has valid data by now, is fed 
to one side of the multiplier, while the multiplier latch output 
is enabled onto the other side of the multiplier. The product of 
the unsigned envelope level and the 2~s complement multiplier 
latch value is computed, and is available at the output of the 
multiplier. The upper bit of the multiplier result is used to 
sign extend the 8 bit multiplier result to a 12 bit 2~s 
complement quantity, MULll-MULO, which is fed to the output 
accumulator section of the envelope generator. 
The output accumulator section takes the 12 bit product, 
MULll-MULO, and updates the selected output accumulator. The 
routing parameter, OAS3 to OASO is used to select one of 16 
different output accumulators. At present, only output 
accumulator locations 0 through 7 are used for the 8 analog 
output channels. The routing parameter comes from the stage 2-3 
pipeline, along with a signal called "FIRST." For all the voices 
assigned to a particular speaker (analog output channel), only 
one of the voices has the FIRST bit set in its routing control 
parameter. When an envelope generator cycle occurs with FIRST 
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active, the current output of the output accumulator selected by 
OAS3-0ASO is latched into the selected digital to analog 
convertor latch, and the output accumulator is set to the result 
from the envelope shaper, which effectively clears the output 
accumulator. If the envelope generator cycle is not a FIRST 
cycle, the result of the waveform shaper is added to the current 
output accumulator contents, and is placed into a 12 bit latch. 
The sum in the 12 bit latch is then written back into the output 
accumulator, and the digital to analog convertor latches (DAC 
latches) are left unchanged. Figure 19 shows the timing for a 
non-FIRST cycle, while Figure 20 shows the FIRST cycle timing. 
When the YENVCY signal from the stage 2-3 pipeline register 
is high, the envelope generator is to perform an envelope update 
cycle. In this case, the table data sample from the pipeline 
register is written into the 4118 RAM, by keeping the multiplier 
latch from outputting any data, enabling the 4118 write enable, 
and by setting the 8216 data buffer direction to drive toward the 
4118 RAM. The output accumulators and the DAC latches are 
unchanged during an envelope cycle. Figure 21 shows the timing 
relationship of signals during an envelope cycle. 
When the pipeline output signal YPROCY is high, an envelope 
generator processor cycle is occurring. This cycle performs no 
action. Neither the 4118 RAM nor the output accumulator RAM is 
accessible to the synthesizer processor. The envelope sample RAM 
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Envelope Unit Envelope Cycle Timing 
(4118), the output accumulator RAM, and the DAC latches are 
unaffected during a processor cycle. 
2.9 Control Unit 
The control unit is a collection of separate circuits which 
generate timing signals to control various points in the 
synthesizer. All timing signals are generated from the 18.432 
MHz system clock, or a derivative of thi.s clock. The control 
unit can be broken into six separate sections: the system and 
phase clock generator, the counters, the processor cycle control 
unit, the index generator control unit, the table look-up control 
unit, and the envelope generator control unit. The operation of 
the index generator, table look-up and envelope generator control 
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units is described in detail in the sections covering those 
units, and will not be dealt with in this section. 
2.9.1 System and Phase Clock Generator 
All timing in the PWMS synthesizer is derived from the 18.432 
MHz system clock. This clock is generated from an 18.432 MHz 
crystal reference. The system clock is fed directly to the 
counter and pipeline register clocks, which disable the effect of 
the system clock except at the beginning of a pipeline cycle. 
Thus, the pipeline registers and counters are synchronous to the 
system clock. 
The system clock is fed to a 9 stage recirculating shift 
register to generate the 9 "phase clock" signals, CLKl through 
CLK9. The shift register is initialized upon reset to contain a 
single bit high, and thereafter, the high bit is rotated round 
and round the shift register 
clock signals. Figure 22 
clocks from the system clock. 
to generate nine non-overlapping 
depicts the generation of the phase 
The nine phase clocks are used to generate other timing 
signals at the approriate time within each pipeline cycle. The 
method used to generate control signals from the phase clocks is 
to feed two of the clocks into an S-R flip-flop, as shown in the 
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example of Figure 23. 
In Figure 23, the RAS/ signal is generated for the table 
look-up unit. The CLK9 clock is fed to the set input of the S-R 
flip-flop, causing the Q output to go high after the CLK9 signal 
goes high. The CLK4 clock is fed to the reset input of the 
flip-flop, causing the Q output to go low _shortly after CLK4 goes 
high. The RAS/ signal can be termed a "(9, 3)" signal, since it 
is high during clock phases 9 through 3. Since RAS/ is an active 
low signal, it could also be termed a "(4, 8)/" ("not (4, 8)") 
signal, since the uncomplemented "RAS" signal would be high 
during clock phases 4 through 8. 
As can be easily seen, to generate an "(x, y)" control 
signal, all that needs to be done is to feed CLKx into the set 
input of an S-R flip-flop, and to feed CLK(y+l) into the reset 
input of the flip-flop. Note that if "y" is 9, then we must feed 
CLKl into the reset input, since the next clock follwing CLK9 is 
CLKl. In the control unit diagrams, the "(x, y)" and "(x, y)/" 
notation is used to clearly and simply specify the timing and 
duration of the control signals. 
2.9.2 Counters 
The counter unit generates the necessary addresses and 
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control signals to cause the synthesizer to cycle through a 
"major synthesizer cycle." A major synthesizer cycle consists of 
64 waveform cycles, one envelope cycle, and one processor cycle, 
for a total of 66 pipeline cycles. The first 64 pipeline cycles 
in a major synthesizer cycle consist of the waveform update 
cycles for parts 0 through 63. Next, an envelope update for one 
envelope is performed. Finally, a processor cycle is performed 
if" the processor has initiated a cycle request, otherwise the 
processor cycle is simply an "idle" cycle. 
The counter unit consists of two 6 bit counters, a 6 bit 
muliplexor, an 8 bit multiplexer, and two 0 flip-flops, as shown 
in Figure 24. Two 74161 4 bit counters are used to provide a 6 
bit synchronous counter. When both the ENVCY and PROCY 
flip-flops are low, a normal cycle is performed, and the outputs 
of the counters CAl and CCl are selected by the multiplexers. 
The waveform part counter counts from 00 to 63, as long as its 
"T" enable input is low. When a count of 63 is reached, the 
carry (CY) output of CCl goes high, causing counter CCl to load 
in 1100 binary (CCl is used as a modulo 4 counter), and placing a 
high on the 0 input of the ENVCY flip-flop. · on the 65th pipeline 
cycle, ENVCY is set high, so the envelope counters (CAlO and 
CClO) are selected by the wave/envelope address multiplexer. The 
envelope counter enable "T" is high, so on the next pipeline 
cycle, the envelope counter is advanced. Since the "T" input to 
the waveform counter is low, its count is not advanced. The 
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ENVCY flip-flop output is fed to the D input of the PROCY 
flip-flop, so on the 66th cycle, PROCY is high. While PROCY is 
high, the processor address lines PAD15 to PADS are selected by 
the processor address multiplexer. The "T" enable inputs to both 
the waveform and envelope counters are low, so counting is 
inhibited. Finally, on the 67th pipeline cycle, the PROCY 
flip-flop is cleared. Since the waveform counters were cleared 
back at cycle 65, and ENVCY and PROCY are both low, the 
multiplexer outputs a zero, starting a new pipeline cycle. 
2.9.3 Processor Cycle Control Unit 
When the synthesizer processor wants to read or write the 
synthesizer index or table RAM, it initiates a cycle request, 
after setting up the address, data, and other control lines. The 
processor cycle circuitry causes the next processor cycle to 
perform the desired operation, and to clear the CYACTIVE 
flip-flop to inform the synthesizer processor when the 
transaction is completed. Figure 25 shows the processor cycle 
circuitry. 
First, the processor activates the STROBE/ line by outputting 
data to port P4. This sets the CYACTIVE flip-flop high. When 
the next processor cycle comes along, a valid processor cycle 
will be initiated, since there is a request pending. If INDEX is 
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high, then after the envelope cycle, the IVPROCY/ line will go 
low, causing an index processor 
processor pipeline cycle is complete, 
cycle 
the 
to occur. 
PROCYDONE/ 
After the 
flip-flop 
will be pulled low, resetting the CYACTIVE flip-flop. Also, at 
the very end of the processor cycle, the DBLATCK signal makes a 
low to high transition, clocking data from the synthesizer RAM 
into the processor data bus latch, in case this was a read cycle, 
though the latch is clocked whether this is a read or a write. 
If a table access cycle is desired, the INDEX line is set low 
prior to initiating the cycle request. Since the table RAM is in 
the second pipeline stage, the processor cycle must first go to 
the index stage, where it performs an •idle" cycle. When the 
processor cycle reaches the second pipeline stage, the table 
look-up stage, the TVPROCY/ line is set low, indicating a valid 
table processor cycle. When the transaction with the table RAM 
is complete, the CYACTIVE flip-flop is cleared, and the data bus 
latch is clocked, exactly as described above for a valid index 
processor cycle. 
2.10 Digital to Analog Convertors 
The digital to analog convertors (DACs) take a digital binary 
number and convert · it to a corresponding analog voltage. 
Appendix A, schematic sheet 8 shows the connection of the eight 
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digital to analog convertors and their associated latches. In 
front of each DAC is a twelve bit latch, which is clocked by the 
signal "DACK," generated in the envelope control unit. A 74138 
decoder chip is used to enable only one of the latches at a time. 
wpich latch to enable is selected using the OAS2 to OASO control 
lines from the output of the stage 2-3 pipeline register. A 
latch is enabled for clocking only during a FIRST cycle, and only 
during a normal waveform cycle, as seen by the enable inputs on 
the 74138 decoder, chip DK16. The data fed to the DAC latches is 
the output of the selected output accumulator. Data bits OADlO 
to OADO of the output accumulator are the inverted accumulator 
contents, while the upper (sign) bit is fed to the DAC in its 
true form, in order to convert from a 2's complement 
representation to the "complementary binary" representation used 
by the DACs. 
The digital to analog convertors used are made by National 
Semiconductor, part number DAC1200HCD. These are complete DAC 
functional units, including a high precision ladder network, a 
temperature compensated voltage reference, and an output buffer 
amplifier. Resistors internal to the chip were used to configure 
the DACs to generate analog outputs from zero to +10.2375 volts. 
Due to noise problems encountered in including analog filters in 
the same box and using the same power supplies as the digital 
circuitry, the eight digital to analog convertor outputs are run 
to an external filter unit via coaxial cables. The external 
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filter unit uses a separate power supply, as opposed to the 
supplies on board the synthesizer, which have a great deal of 
noise on them due to the high speed digital ciruitry in close 
proximity. 
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CHAPTER 3 
PWMS Software 
The Mostek 3874 single chip computer on board the synthesizer 
runs software to perform two different functions: interpret 
commands from the Music Processor sent over a parallel cable, and 
execute commands typed on a terminal connected to the 
synthesizer. The cabl~ command interpreter is the normal running 
mode of the synthesizer, while the serial monitor mode is used 
for ch.ecking out the synthesizer and for performing special 
experiments. Each operating mode has a command to enter the 
other mode. A complete listing of the PWMS synthesizer processor 
software is given in Appendix B, and should be consulted for 
complete details of the operation of the PWMS monitor and cable 
command interpreter. 
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3.1 Reset Start-up 
When the PWMS synthesizer is reset, via the reset push button 
on the front panel, or via the reset line from the Music 
Processor, a choice is made whether to enter the 
interpreter, or to enter the PWMS monitor 
determination is made by examining a dip switch 
cable command 
program. This 
(switch 3), to 
determine whether the monitor is to be entered. If the switch is 
open, the PWMS monitor is executed. If the switch is closed, the 
synthesizer is initialized, and the cable interpreter program is 
invoked. 
3.2 Cable Command Interpreter 
The cable command interpreter program accepts data bytes from 
the Music Processor on a parallel handshaking port, and performs 
the function specified by the cable command. When the Music 
Processor outputs a new command to the synthesizer, it places the 
command on the cable data lines, and pulls the PREQ/ line low. 
This high to low transition generates an interrupt to the 
synthesizer processor if interrupts are enabled. If interrupts 
are not currently enabled, an interrupt will occur the next time 
interrupts are enabled by the processor. The cable interrupt 
routine reads the cable data via a parallel port, and moves the 
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data into a processor scratchpad register. Next, the synthesizer 
processor sends an acknowledge to the Music Processor, indicating 
that data has been read, and that a new command may be prepared 
and initiated. Finally, the cable interrupt routine sets a 
status flag to inform the synthesizer processor main program that 
data has been received. Upon exit from the interrupt, interrupts 
are left disabled, so the data just read can be processed before 
a second interrupt overwrites the scratchpad register with new 
data. When interrupts are enabled again, another cable byte may 
be accepted. 
When an opcode byte is read, the upper two bits of the byte 
are examined. If the upper bits are 00, an attack opcode is 
indicated; if the upper bits are 01, a release opcode is 
indicated; if the upper bits are 10, a set volume command is 
indicated; and finally, if the upper two. bits are 11, one of 
seven additional commands is indicated. Table 2 gives a list of 
the cable opcodes and a brief description of their function. The 
sections below explain the effect of the commands on the 
synthesizer internal memory areas. 
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Table 2 
PWMS Cable Commands 
I Byte I Opcode Bits I Command No 7654 3210 Description 
-----------+------+--------------+-------------------------------Attack 1 OOcc ecce Attack a note on channel 
Note 2 oooo pppp "cccccc". The octave is "oooo" 
the pitch is "pppp". 
-----------+------+--------------+-------------------------------
Release I 1 I Olcc ecce I Release a note on channel 
Note "cccccc". 
-----------+------+--------------+-------------------------------Set I 1 I lOcc ecce I Set the volume on channel 
Volume 2 vvvv vvvv "cccccc" to vol level "vvvv". 
-----------+------+--------------+-------------------------------Set I 1 I 1100 ssss I Set routing for channel 
Routing 2 OOcc ecce "cccccc" to speaker "ssss". 
-----------+------+--------------+-------------------------------Silence I 1 I 1101 Oxxx I Silence all 64 channels. 
-----------+------+--------------+-------------------------------Define 1 1101 lxxx Define instrument for channel 
Instrument 2 OOcc ecce "cccccc." First load the 16 
3 hhhh hhhh bit envelope rate parameter, 
4 1111 1111 "hhhhhhhhllllllll". Then load 
5 wave sam 0 the 256 byte waveform table, 
followed by the 256 byte 
. 
260 
261 
wave sam 255 
env sam 0 
516 env sam 255 
envelope table for the 
instrument. 
-----------+------+--------------+-------------------------------Copy 1 1110 Oxxx Copy instrument defn from 
Instrument 2 OOss ssss source channel "ssssss" to 
Definition 3 OOdd dddd destination channel "dddddd". 
-----------+------+--------------+-------------------------------PWM~ I 1 I 1110 lxxx I Giv7 control to PWMS serial 
Monltor mon1tor program. 
-----------+------+--------------+-------------------------------
Initialize I 1 I 1111 Oxxx I Init~alize PWMS internal 
Rout Table rout1ng tables. 
-----------+------+--------------+-------------------------------Direct Syn 1 1111 lxxx Write to PWMS RAM directly. 
RAM Write 2 dddd dddd "d" is data, "a" and "b" are 
3 aaaa aaaa addresses. "t"=l indicates a 
4 tbbb bbbb table write, "t"cO indicates 
an index write. 
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3.2.1 Attack Note 
The attack note command causes a new note to be attacked on 
the specified channel. The channel number to attack is given in 
the lower six opcode bits. The byte following the opcode tells 
what pitch is to be played on the channel. The note byte is used 
to look-up the corresponding 24 bit note number for the pitch, 
contained in a table in ROM. The 24 bit note number is then 
written to the three waveform index RAM locations for the 
selected part. Next, the envelope pointer is reset to zero, to 
attack the note. Finally, the envelope limit parameter is set to 
SOH (80 hex z 128 decimal), the middle of the envelope table. 
3.2.2 Release Note 
The release note command causes the release portion of the 
envelope to be initiated on the channel specified, after the 
sustain period has elapsed. The lower 6 bits of the opcode byte 
indicate the channel to release. The operation of releasing 
requires only that the envelope limit register for the part be 
set to a point near the end of the table, in this case OFCH (OFC 
hex) • 
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3.2.3 Set Volume 
The set volume co~~and allows the volume level of a channel 
to be set to one of 256 volume levels. The lower six bits of the 
opcode byte contain the channel to alter. The next byte after 
the opcode specifies the new volume level. The new volume level 
is simply written to the corresponding location in the index RAM 
for the volume control parameter of the specified part. 
3.2.4 Set Routing 
The set routing command changes the output channel (speaker) 
that a voice is sent to. The lower 4 bits of the opcode specify 
the output channel number. The second opcode byte tells which 
channel is affected. The set routing command sets the routing 
parameter in the synthesizer memory to send the channel to the 
specified speaker. This command must also keep track of the 
FIRST bits, ensuring that one and only one channel has the FIRST 
bit on for each set of channels routed to .a particular speaker. 
Setting of the FIRST bit is accomplished by maintaining a list of 
routing assignments in the 3874 64 byte RAM area, and keeping 
track of the number of channels assigned to each speaker, holding 
the counts in processor scratchpad registers. When a voice is 
re-assigned that had its FIRST bit set, and there are other 
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channels still assigned to the speaker (as determined by the 
channel counts) , another channel must be selected that is routed 
to the same speaker, and its FIRST bit must be set. When the 
command is completed, the synthesizer internal memory and the 
PWMS processor registers and memory are updated according to the 
channel number and speaker number given in the command. 
3.2.5 Silence 
The silence command has opcode 11010xxx, and causes · all 
synthesizer channels to become silent immediately. Silencing is 
accomplished by setting the waveform index registers on all 64 
channels to zero. 
3.2.6 Define Instrument 
The define instrument command allows loading of the waveform 
table, envelope table, and envelope rate parameter for a part. 
The opcode byte, llOllxxx, is followed by the channel number of 
the channel being defined. The third and fourth command bytes 
specify the envelope increment rate, with the most significant 
bits given first. These two bytes are written to the most 
significant two bytes of the envelope increment register, and the 
lower byte is cleared. 
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Following the envelope rate bytes is a 256 byte waveform 
table, which is stored in the waveform table RAM area for the 
chosen part. The last 256 bytes in the command give the new 
envelope table, which is stored in the envelope table RAM area 
for the specified part. 
3.2.7 Copy Instrument 
The copy command allows instrument definitions (the waveform 
table, envelope table, and envelope rate) to be copied from one 
synthesizer ·part to another. The opcode byte, lllOOxxx, is 
followed by the source channel number and destination channel 
number. The 256 byte waveform table is copied first, then the 
256 byte envelope table, and finally, the 3 byte envelope rate. 
3.2.8 PWMS Monitor 
Opcode lllOlxxx causes the cable command interpreter to turn 
over control to the serial monitor program. Commands are then 
taken from the console terminal, and any further cable commands 
sent by the Music Processor are ignored. 
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3.2.9 Initialize Routing Table 
Opcode llllOxxx causes the synthesizer internal routing 
tables to be initialized, as well as setting up default routing 
parameters on all 64 channels. Channel routings are set to cause 
channels 0, 8, 16, 24, 32, 40 and 48 to be sent to speaker 0; 
channels 1, 9, 17, 25, 33, 41 and 49 to be sent to speaker 1, and 
so forth. The first eight channels are set to have their FIRST 
routing bit on. 
3.2.10 Direct Synthesizer RAM Write 
The direct 
writing of data 
internal memory. 
the data to be 
RAM write function, opcode lllllxxx, allows 
to any accessible location in the synthesizer 
The byte immediately after the opcode specifies 
written. The next two bytes specify which 
location is to be written. The upper bit of the second address 
byte is used to set the INDEX bit, selecting the table memory if 
the upper bit is on, and the index memory if the upper bit is 
off. If a table access is specified, the lower 7 bits of the 
second address byte specify the table number, and the first 
address byte tells the location to write within the table. For 
index writes, the first address byte specifies the index RAM 
address, while the lower three bits of the second address byte 
specify the index RAM number, in the range 0 to 5. 
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3.3 PWMS Monitor 
The PWMS Monitor allows modification of the synthesizer 
internal memory using commands typed on a terminal connected to 
the synthesizer processor~s serial port. Eight commands are 
available, as shown in table 3: execute cable command interpreter 
(A), clear index parameters (C), examine index parameters (E), 
modify index parameters (II, IP and IC), copy tables (K), load 
table in Intel hex form (R) , store sawtooth wave into a table 
(W), and fill table with a constant (F). If an error is detected 
in entering a command or hex parameter for a command, the command 
is aborted, a question mark is printed, and the user is prompted 
for a new command. 
A 
c 
Ess,ee 
Fcc=dd 
IIpp 
IPpp 
ICpp 
Kdd=ss 
Rcc 
Wee 
Fcc=dd 
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Table 3 
PWMS Monitor Commands 
Execute cable command interpreter. 
Clear index parameters. All volumes are set to 
255, all pointers are set to zero, all envelope 
limits are set to SOH, and all routings are 
initialized as for the "initialize routing" cable 
command. 
Examine index parameters for channels ss through 
ee. A line is displayed for each part specified 
in the form: 
pp: WI=aa,aa,aa WP=bb,bb,bb WC•cc,cc,cc 
EI=dd,dd,dd EP=ee,ee,ee EC•ff,ff,ff 
Fill table cc with the constant dd. 
Modify index increment register. pp is the part 
to change. The old value in the register is 
displayed, and the user. may then enter new values 
into the three register bytes, if desired. 
Modify index pointer register. Same form as II 
command 
Modify index control registe~. Same form as the 
II command. 
Copy waveform table ss to table dd. 
Load (read) Intel Hex file into table number cc. 
Load a sawtooth waveform into table number cc. 
Fill table cc with the constant dd. 
Note: To access the envelope parameters for part X, address 40H+X 
must be specified in the commands. 
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CHAPTER 4 
Control of PWMS by the Main Music Processor 
The PWMS unit is controlled by commands issued by the Main 
Music Processor. The commands to the PWMS unit are sent over a 
parallel 8 bit handshaking output port from the Main Music 
Processor. Commands from the Music Processor are received by a 
microprocessor on board the PWMS unit, which interprets the 
command codes and alters the appropriate parameters in the PWMS 
internal memory. Each byte in a command is acknowledged when the 
byte has been processed by the PWMS microprocessor, signalling 
the Main Music Processor that it may send another byte. The 
commands accepted by the PWMS processor are summarized in Table 2 
in the previous chapter. 
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4.1 Attack Note Command 
The "attack note" command causes a note to be played by a 
particular voice. The voice (or channel) is specified in the 
lower 6 bits of the first command byte. The note to sound is 
given in the second command byte, which contains two fields: the 
octave, in the upper 4 bits, and the pitch, in the lower 4 bits. 
The pitch field contains a number from 0 to 11 (decimal), 
specifying the pitch of the note. A pitch of C is represented by 
0, C sharp by 1, and so on up to B, which is represented by 11 
(decimal). The upper four bits of the second command byte 
contain the octave of the note to ·sound. An octave of 5 
represents the octave beginning with middle C, octave 6 begins 
with the C above middle C, and so on. All octaves begin with C 
and end with B. 
When an "attack note" command is received, the attack portion 
of the envelope is initiated for the particular channel 
specified. The attack portion of the envelope is contained in 
the first 128 bytes of the envelope table. After the attack 
portion of. the envelope is played, the note holds its amplitude 
at a sustain level, until a •release note" command is given, or 
until another note is attacked on the same channel without a 
release. 
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4.2 Release Note Command 
The "release note" command causes a channel to begin the 
release portion of the envelope for the specified channel. The 
channel affected is specified by the lower 6 bits of the command 
byte. The release portion of the envelope table is the last 128 
bytes of the envelope. When a •release note" command is 
received, the envelope advances until it reaches the end of the 
envelope table, where is stops and sustains the last value in the 
table (which is normally a zero level) • 
4.3 Set Volume Command 
The "set volume" command sets the maximum amplitude of a 
particular channel. The lower 6 bits of the first command byte 
specify which channel is affected, and the 8 bit unsigned number 
in the second command byte specifies the volume for the channel. 
The output of the channel is given by: 
y = (Vol) x Env(k) x Wave(m) 
Where "Vol" is the maximum volume (range 0 to 255), "Env(k)" is 
the envelope function (range 0 to 255), and "Wave(m)" is the 
waveform function (range -128 to +127). 
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4. 4 Set Routing Command 
The "set routing" command routs the audio signal for a 
particular channel to one of the 8 audio output channels (which 
go to the amplifiers, then to the speakers). The lower 4 bits of 
the first command byte specify the speaker number from 0 to 7 (a 
value from 8 to 15 routs the channel to a null, or non-existant 
speaker). The lower 6 bits of the second command byte indicate 
the channel to change the speaker routing. 
4.5 Silence Command 
The "silence" command causes all 64 channels of the PWMS 
synthesizer to be silenced. Other parameters of a channel (such 
as volume and routing) are not affected. 
4.6 Define Instrument Command 
The "define instrument" command allows the definition of the 
instrument to be played by a particular channel. The lower 6 
bits of the second command byte specify the channel to change. 
Bytes 3 and 4 specify the envelope rate, with byte 3 giving the 
integer part, and byte 4 the fractional part. The rate at which 
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to step through the envelope table is given as a 16 bit number, 
with the upper 8 bits being the integer part, and the lower 8 
bits the fractional part. The envelope rate is expressed in 
units of 2.062 millisecond intervals. Thus a rate of 02EO hex 
(2.875 decimal) would step at a rate of 5.93 msec. 
Bytes 5 through 260 define the new contents of the waveform 
table for the channel, with sample 0 given first, followed by 
samples 1, 2, 3, up to sample 255. The waveform samples are 
given as 8 bit 2~s complement numbers. 
Bytes 261 through 516 define the contents of the envelope 
table for the channel, with sample 0 given first, followed by 
samples 1, 2, 3, up to sample 255. The values in the envelope 
table are expressed as an unsigned 8 bit number. The first 128 
bytes of the envelope table represent the attack portion of the 
envelope, the last 128 bytes the release portion of the envelope. 
4.7 Copy Instrument Definition Command 
The "copy instrument 
instrument definition of 
definition" 
a channel to 
command allows the 
be copied to another 
channel, without using a "define instrument" command. The second 
command byte gives the source channel, and the third byte gives 
the destinition channel. This command causes the waveform table, 
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envelope table, and envelope rate values of the source channel to 
be copied to the specified parameters of the destination channel. 
4.8 PWMS Monitor Command 
The "PWMS monitor" command causes the PWMS processor to enter 
its serial monitor program. This command is used for debugging 
the hardware of the PWMS unit. 
4.9 Initialize Routing Tables 
This command initializes the routing parameters in the PWMS 
synthesizer memory, as well as the internal tables kept in the 
PWMS processor. The channels are routed to a speaker number 
equal to the lower 3 bits of the part number. Thus channel 0 
goes to speaker 0, channel 1 to speaker 1, channel 7 to speaker 
7, channel 8 to speaker 0, etc. 
4.10 Direct Synthesizer RAM Write Command 
The direct synthesizer write command allows access to any 
writeable memory areas in the PWMS internal memory. This command 
is provided to allow complete flexibility to perform functions 
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not available through the other commands, such as the 
implementation of a smooth glissando or modification of frequency 
within the course of a note. Extreme care must be exercised when 
using this command in conjunction with other commands. The 
second byte specifies the data to be written. Bytes 3 and 4 give 
the address to write to. If the upper bit of byte 4 is on then 
the data is written to the table RAM area. In this case, byte 3 
specifies the location within the 256 byte table, and the lower 7 
bits of byte 4 give the table number. 
If the upper bit of byte 4 is off, then an index RAM write is 
specified. In this case, byte 3 indicates the index RAM 
location, and the lower 3 bits of byte 4 specify the index RAM to 
write to (RAM 0 to RAM 5). 
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CHAPTER 5 
Closing Remarks 
The PWMS Synthesizer and the ADSL Music System were developed 
to allow experimentation in the electronic synthesis of sound, 
and in the real time control of the synthesis units. The Music 
System is still under developement, both in the implementation of 
the operating system control software, and in the integration of 
the four synthesizer units into the system. A great deal of 
software still needs to be written in order to exploit all the 
power of the integrated music system as a whole, and to utilize 
the unique features of each of the different synthesizers. 
Additionally, software needs to be written to ease the user#s 
task of entering information into the system. An excellent 
method of entering music would be using an interactive editor 
that utilizes the organ console keyboard, . a graphics display 
unit, and audio feedback. An instrument definer program is also 
needed to allow experimentation with the instrument definitions 
used by the various synthesizers. 
APPENDIX A 
PWMS Schematics 
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APPENDIX B 
PWMS Software 
106 
PWMS Monitor Program . F8/3870 MACRO CROSS ASSM. V2 . 2 PAGE 
LOC OBJ . CODE STMT - NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
0000 
=0000 
=0001 
=0005 
=0004 
=OOFE 
·=OOFD 
=OOFB 
=OOBF 
=007F 
=0000 
=OOF7 
=OOEF 
=OODF 
=OOBF 
=003F 
=OFCO 
=OOOD 
=OOOA 
=0008 
* 
• PWMS· Music Synthesizer Processor Program 
* * 6/12/81 9:45 am 
* Glenn C. Poole 
8 
• 
• Last Modification PSECT ABS 
• 
• 
• 12 CABLE 
13 CONTROL 
14 PADDR 
15 PDATA 
• 
PORT DEFINITIONS 
EQU 0 
EQU 1 
EQU !5 
EQU 4 
12/03/81 1:53pm 
* PORT 
* PORT 
* PORT 
* PORT 
0 = Data bus on cable to Main Music proc 
1 = Control bits 
!5 = Processor address to syn. 
4 = Processor data bus to synthesizer 
• Control port bit definitions 
• 20 HIAOCLK EQU 
21 PREAD EQU 
22 INDEX EQU 
• 
• 
• 26 SACK 
27 BUSY 
• 
EQU 
EQU 
111111108 
11111101B 
11111011B 
10111111B 
01111111B 
* USART EQUATES 
• 32 USART 
33 UCSBIT 
34 UWRBIT 
35 UCDBIT 
36 URDBIT 
EQU 
EQU 
EQU 
EQU 
EQU 
CABLE 
11110111B 
11101111B 
11011111B 
10111111B 
* Pl-0 
* Pl-1 
* Pl-2 
* Pt-3 
* Pl-4 
• p 1 -!5 
* Pl-6 
* Pt-7 
(0) = Clock for high addr from P4 
(0) ~ PROCY read/write line 
(0) = INDEX processor cycle 
= UNUSED BIT 
= UNUSED BIT 
• unused bit 
(0) : Syn ack line (same as URDBIT) 
(I) = CYACTIVE =>cycle In progress 
* USART DATA BUS SAME AS CABLE 
* Pl-3 (0) = USART CS/ 
* Pl-4 (0) = USART WR/ 
* Pt-5 (0) = USART C/D !HI=CTL) 
* Pl-6 (0) = USART RD/ !SAME AS SACK) 
38 INCLUDE MACROS.MAC 
• 
* MACRO DEFINITIONS FOR EXTENDED 3870 INSTRUCTION SET 
• 171 209 LIST 
40 
41 
42 
43 
44 
211 STACK 
212 RAM 
213 CR 
214 LF 
21!5 BS 
46 217 
EQU 
EQU 
EQU 
EQU 
EQU 
03FH 
OFCOH 
ODH 
OAH 
08H 
ELl ST 0 
* TOP OF STACK IS AT END OF REO BANK 
* 1ST LOC OF 64 BYTE RAM AREA 
...... 
0 
...... 
Macro Definitions F8/3870 MACRO CROSS ASSM . V2.2 PAGE 2 
LOC OBJ . CODE STMT-NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
0000 
0000 
48 219 TITLE Macro Definitions 
* 
* MACRO "PINON" SETS THE SPECIFIED BIT ON THE CONTROL PORT 
* THE OUTPUT PIN OF THE SPECIFIED BIT IS SET HIGH 
* DESTROYS THE A REGISTER 
* !54 22!5 PINON MACRO #BM.I.SK 
INS CONTROL 1 226 
2 227 
4 229 
!5 230 
* 
* 
Nl #BMASK.AND.BUSY 
OUTS CONTROL 
MEND 
* SET COMPLEMENTED BIT = 0 
* AND DON'T MESS UP "BUSY" INPUT BIT 
* OUTPUT PIN IS NOW HIGH 
* MACRO "PINOFF" SET THE SPECIFIED BIT ON THE CONTROL PORT 
* THE OUTPUT PIN OF THE SPECIFIED BIT IS SET LOW 
* DESTROYS THE A REGISTER 
* 6!5 236 PINOFF MACRO #BMASK 
1 237 INS CONTROL * GET OTHER BITS 
2 238 01 . NOT . (#BMASK) • · SET COMPLEMENTED BIT= 1 
3 239 Nl BUSY * DON'T SCREW UP "BUSY" INPUT BIT 
4 240 OUTS CONTROL * OUTPUT PIN IS NOW LOW 
!5 241 MEND 
• 
* CLOCK A LINE HIGH, THEN LCIW 
* 74 24!5 CLOCK MACRO #BMASK 
1 246 PINON #BMASK 
2 247 01 . NOT.(#BMASK) * NOW TURN THE PIN OFF 
3 248 OUTS CONTROL 
4 249 MEND 
• 
* 
INVERSE CLOCK A PIN ON THE CONTROL PCIRT 
* 82 2!53 ICLK MACRO #BMASK 
1 2!54 PINOFF #BMASK * TURN THE OUTPUT PIN OFF 
2 255 Nl #BMASK 
3 256 OUTS CONTROL * TURN THE OUTPUT PIN ON 
4 257 MEND 
* 
* 
INDEX INTO A TABLE, USING THE VALUE IN THE ACCUMULATOR AND ARG 
* 90 261 TINDEX MACRO #TABLE 
1 262 DCI #TABLE 
2 263 ADC * ADD ACCUM TO DO INDEX 
3 264 LM * GET VALUE FROM TABLE 
4 265 MEND 
~ 
0 
CD 
Macro Definitions F0/3870 MACRO CROSS ASSM . V2.2 PAGE 3 
LOC OBJ.CODE STMT-NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
0000 
• 
* WAIT UNTIL BUSY LINE GOES OFF 
• 98 269 READY MACRO 
1 270 . L1 INS CONTROL 
BP . L1 
MEND 
* GET BIT 7 = CYACTIVE, SET SIGN FLAG 
*LOOP WHILE PIN IS HI (INVERTED ON INPUT) 2 271 
3 272 
• 
* MACRO FOR ECMD 
• 106 277 SHOW MACRO •MSG,•RAM 
1 278 DCI •MSG 
2 279 Ll •RAM 
3 280 LR R7,A 
4 281 CALL SHOWIT 
~ 282 MEND 
• 
• read data from the Main Music Processor via the 8 bit parallel 
• handshaking port 
• Return data from main music proc In register "INTDATA" and the A reg . 
• 
120 291 GETCABLE MACRO 
1 292 El * El IS A PRIV INSTRUC, SO INTERRUPT WON'T HAPPEN 
• * BEFORE THE "NI 0" INSTRUCTION IS COMPLETE . 3 294 Nl 0 * SET ZERO FLAG, TO SEE WHEN INT HAS OCCURRED 
4 29~ .GETC BZ . GETC * WAIT FOR INTERRUPT ROUTINE TO RESET Z FLAG, 
• * AND LOAD THE ACCUM & "INTDATA" 6 297 MEND 
• 
• INDEX INTO A TABLE OF WORDS CONTAINING ADDRESSES OF 
• ROUTINES TO EXECUTE . THEN JUMP TO THE SELECTED ROUTINE 
• 
• INPUTS: A=INDEX INTO TABLE 
• •TAB = TABLE TO USE 
* MODIFIES : ACCUM, FLAGS, PU & PL, DC 
136 307 DOCMD MACRO •TAB 
1 308 DCI •TAB 
2 309 ADC • INDEX INTO TABLE 
3 310 LM • GET HIGH BYTE 
4 311 LR KU,A 
~ 312 LM 
6 313 LR KL,A • LOWER ADDRESS 
7 314 PK * DO JUMP 
8 31~ MEND 
...... 
0 
\0 
Main Program F8/3870 MACRO CROSS ASSM. V2 . 2 PAGE 4 
LOC OBJ . CODE STMT:NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
14!5 316 TITLE Main Program 
• 
* INITIALIZE THE PORTS 
• 0000 70 149 320 CLR 
0001 B1 1!50 321 OUTS CONTROL 
0002 BO 1!51 322 OUTS CABLE 
0003 1 !53 324 LDI SP,STACK 
0008 2902EB 1!54 335 JMP STARTUP 
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
* * BEG I N PWMS r10N I TOR 
* 
OOOB 203F 161 342 BADCM Ll • 1' • INDICATE "ERROR" OOOD !51 162 343 LR R1 ,A 
OOOE 163 344 CALL OUTCHAR 
0011 165 349 CMLP LDI SP,STACK 
0016 2AOOBO 166 360 DCI PROMSG *PRINT CR,LF,"-" 
0019 167 361 CALL PRMSG 
001C 169 366 CALL ECHO * GET COMMAND CHAR 
001F 41 170 370 LR A,R1 
0020 2541 171 371 Cl 'A' 
0022 9404 172 372 BNZ NCIA 
0024 290301 173 373 JMP ACMD 
0027 2543 174 374 NOA Cl 'C' 
0029 9404 17!5 375 8NZ NOC 
0028 29012C 176 376 JMP CCMD 
002E 254!5 177 377 NOC Cl 'E' 
0030 9404 178 378 8NZ NOE 
0032 290233 179 379 JMP ECMD 
0035 2549 180 380 NOE Cl 'I' 
0037 9404 181 381 8NZ NOI 
0039 290083 182 382 JMP ICMD 
003C 2548 183 383 Nell Cl 'K' 
OOJE 9404 184 384 8NZ NCIK 
0040 2901F5 18!5 385 JMP KCMD 
0043 2552 186 386 NOK Cl 'R' ...... 
0045 9404 187 387 8NZ NOR ...... 0 0047 29018F 188 388 JMP RCMD 
004A 2557 189 389 NOR Cl 'W' 
004C 9404 190 390 8NZ NOW 
004E 29021A 191 391 JMP WCMD 
0051 2546 192 392 NOW Cl 'F' 
0053 9487 193 393 8NZ 8ADCM 
• IF 'F', FALL THROUGH TO "FCMD" 
Fill Table Command FS/3870 MACRO CROSS ASSM. V2 . 2 PAGE 5 
LOC OBJ.CODE STMT-NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
0055 
005B 
005E 42 
005F 58 
0060 
0063 
0066 70 
0067 57 
0068 280072 
006B 47 
006C IF 
006D 57 
006E 94F9 
0070 90AO 
195 395 TITLE Fill Table Command 
200 
201 
202 
203 
205 
206 
207 
208 
210 
211 
212 
213 
214 
215 
****************************************************************** 
* * FILL A TABLE WITH A CONSTANT 
* 
400 FCMD PINOFF INDEX * DO TABLE ACCESS 
406 CALL INBYTE * GET DESIRED TABLE 
410 LR A,R2 * MOVE TO UPPER ADDR 
411 LR R8,A 
413 CALL EQUALS * DISPLAY "=" 
417 CALL INBYCR *GET OATA TO FILL WITH CIN R2) 
421 CLR * SET UP LOWER ADDRESS 
422 LR R7,A 
424 FLP PI SYNWR * WRITE R2 TO CR8,R7) 
425 LR A,R7 
426 INC 
427 LR R7,A * ADVANCE TO NEXT TABLE ENTRY 
428 BNZ FLP * NOT DONE 
429 BR CMLP 
...... 
...... 
..... 
Synthesizer RAM access routines F8/3870 MACRO CROSS ASSM . V2 . 2 PAGE 6 
LOC OBJ.CODE STMT-NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
216 430 TITLE Synthesizer RAM access routines 
* 
* WRITE SYNTHESIZER DATA 
* 
* INPUTS: R2 = DATA TO WRITE 
* R8 = HIGH ADDRESS 
* R7 = LOW ADDRESS 
* 
* NOTE : THE INDEX BIT HAS ALREADY BEEN SET CORRECTLY FOR A TABLE/INDEX · 
* RAM CYCLE (AS DESIRED). 
* 
0072 227 441 SYNWR READY * WAIT UNTIL NOT BUSY 
007l5 48 229 446 LR A,R8 * SET UP HIGH ADDRESS 
0076 Bl5 230 447 OUTS PADDR 
0077 232 449 PINOFF HIADCLK . AND . PREAD * SET FOR WRITE 
007D 21FE 233 4l5l5 Nl HIADCLK * AND CLOCK HI ADDRESS 
007F B1 234 4l56 OUTS CONTROL * LATCH 
0080 47 236 458 LR A,R7 * GET LOW ADDRESS BITS 
0081 B5 237 459 OUTS PADDR * PUT OUT LOW ADDRESSES 
0082 42 239 461 LR A,R2 * SET UP DATA TO WRITE 
0083 B4 240 462 OUTS PDATA * AND INITIATE A CYCLE 
0084 1C 241 463 POP 
* 
* READ SYNTHESIZER DATA 
* 
* INPUTS: R8 = HIGH ADDR 
* R7 = LOW ADDR 
* 
* RETURNS: R2 = BYTE READ 
* A = BYTE READ 
* 
008l5 252 474 SYNRD READY * WAIT UNTIL NOT BUSY 
0088 48 2l53 478 LR A,R8 * GET HIGH ADDR 
0089 Bl5 254 479 OUTS PADDR 
008A 2l56 481 PINOFF HIADCLK * SET FOR READ OPERATION 
0090 21FC 2l57 487 Nl HIADCLK . AND . PREAD * AND CLOCK HI ADDR LATCH ..... 
0092 B1 2l58 488 OUTS CONTROL ..... 
"" 0093 47 260 490 LR A,R7 
0094 Bl5 261 491 OUTS PADDR * SET UP LOW ADDRESS LINES 
0095 70 262 492 CLR * CLEAR PORT FOR READING 
0096 B4 263 493 OUTS PDATA * AND INITIATE READ CYCLE 
External Interrupt Routine F8/3870 MACRO CROSS ASSM . V2.2 PAGE 7 
LOC OBJ . CODE STMT-NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
0097 26~ 49~ SYNR1 READY * WAIT UNTIL NOT BUSY CREAD CYCLE COMPLETED) 
009A A4 266 499 INS PDATA 
009B 18 267 500 COM 
009C 52 268 ~01 LR R2,A * SAVE DATA READ FOR RETURN 
009D lC 269 502 POP 
OOAO 
=0005 
OOAO AO 
OOA1 18 
OOA2 55 
OOA3 
OOAC 2201 
OOAE 45 
OOAF 1C 
OOBO ODOAAD 
270 503 
272 50~ 
TITLE External Interrupt Routine 
ORG OAOH 
• 
* RESPOND TO AN EXTERNAL. INTERRUPT 
SET FLAGS AND ACCUM TO INDICATE AN INTERRUPT HAS OCCURRED . 
THE MACRO "GETCABLE" IS USED IN CONJUNCTION WITH THIS INTERRUPT 
ROUTINE TO GET A BYTE FROM THE MAIN MUSIC PROCESSOR, INTO 
THE ACCUMULATOR AND REG "INTDATA" 
RETURNS: 
A 
INTDATA 
Z FLAG 
ICB FLAG 
OTHER FLAGS 
= BYTE FROM CABLE 
= BYTE FROM CABLE 
s RESET TO INDICATE THAT AN INTERRUPT HAS HAPPENED 
= INTERRUPTS ARE DISABLED 
= INDETERMINATE 
289 522 INTDATA EQU R5 * REG WHERE CABLE DATA STORED 
292 52~ EXTINT INS CABLE 
293 526 COM 
294 52.7 LR INTDATA,A * GET DATA FROM PARALLEL PORT 
295 528 ICLK SACK * ACK MAIN MUSIC PROC 
296 538 01 1 * RESET ZERO FLAG, SIGNALING THAT INT HAPPENED 
297 539 LR A,INTDATA * RETURN WITH DATA FROM CABLE IN ACCUM 
298 540 POP * EXIT FROM INTERRUPT , LEAVE INTS DISABLED 
303 545 PROMSG DEFB CR,LF, ' -' +80H 1-' 
1-' 
w 
Index RAM Read/Write Command F8/3870 MACRO CROSS ASSM . V2 . 2 PAGE 8 
LOC OBJ . CODE STMT - NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS . ABS 
0083 
0087 70 
0088 58 
OOB9 1F 
OOBA 57 
008B 
OOBE 41 
OOBF 2550 
OOC1 8411 
OOC3 2549 
OOC5 840E 
OOC7 2543 
OOC9 8404 
OOCB 29000B 
OOCE 2080 
0000 58 
0001 9002 
0003 37 
=0004 
0004 
0007 
OODA 42 
OODB C8 
OODC 58 
0000 21CO 
OODF 25CO 
OOE1 9409 
OOE3 48 
OOE4 24FF 
OOE6 213F 
OOE8 22CO 
OOEA 58 
OOI:B 73 
OOEC 54 
OOED 280085 
OOFO 
OOF3 
304 546 TITLE Index RAM Read/Write Command 
············••**************************** ************************ 
• 
• INDEX RAM READ/WRITE COMMAND 
• 309 551 I CMD 
310 557 
311 558 
312 559 
313 560 
315 562 
316 566 
317 567 
318 568 
319 569 
320 570 
321 571 
322 572 
323 573 
PINON INDEX • SET UP FOR INDEX CYCLE 
CLR 
LR R8,A * INIT A7 OFFSET 
INC 
LR R7,A 
CALL EC·~ • GET COMMAND TYPE 
LR A,R1 
Cl 'P ' * SEE IF "P" FOR POINTER 
BZ IPTR 
C I ' I ' * SEE I F " I " FOR I NCREMENT 
BZ IINCR 
Cl 'C' • SEE IF "C" FOR CONTROL 
BZ ICTL 
JMP BADCM • NOT P, I, OR C, SO BAD 
• CONTROL & VOLUME IN RAM 1 & RAM 3 
326 576 ICTL Ll 80H 
327 577 LR R8,A 
328 578 BR MOREl 
329 579 IPTR OS R7 • RAM 0 & RAM 2 = PTR RAMS 
* RAM 1 & RAM 3 = INCR RAMS 
331 581 IINCR EQU S 
333 
334 
335 
336 
337 
338 
339 
340 
341 
342 
343 
344 
345 
347 
348 
349 
350 
351 
583 MOREl 
587 
591 
592 
593 
594 
595 
596 
597 
598 
599 
600 
601 
603 NOTEC 
604 
605 IILP 
606 
610 
CALL 
CALL 
LR 
AS 
LR 
Nl 
Cl 
BNZ 
LR 
AI 
Nl 
OJ 
LR 
LIS 
LR 
PI 
CALL 
CALL 
JNBYTE 
EQUALS 
A,R2 
• GET PART NUMBER 
R8 
R8,A 
11000000B 
11000000B 
NOTEC 
A,R8 
-1 
00111111B 
110000008 
R8,A 
3 
R4,A 
SYNRD 
OUTBYTE 
COMMA 
* RETREIVE PART NUMBER 
• ADO A7 OFFSET 
• SET HIGH ADDRESS 
• SEE IF ENVELOPE CONTROL ACCESS 
* A7=1 FOR CONTROL, A6=1 FOR ENVELOPE 
* CONTROL BYTE FOR ENVELOPE IS OBTAINED 
* FROM PREVIOUS PART ' S RAM ACCESS 
* SET CONTROL & ENVELOPE 
* READ BYTE 
1-' 
...... 
,e. 
INIT SYNTHESIZER 
LOC 08J.CODE 
0148 
01~8 
01~F 70 
0160 58 
0161 75 
0162 57 
0163 70 
0164 52 
016~ 280072 
0168 37 
0169 81F8 
0168 48 
016C 22CO 
016E ~8 
016F 2080 
0171 ~2 
0172 71 
0173 57 
0174 280072 
---
. 
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STMT-NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS A8S 
-404 693 TITLE INIT SYNTHESIZER 
* 
* SET ALL VOLUMES TO OFFH, 
* NOTE CONTROLS TO 07H, 
* ENVELOPE CONTROLS TO 80H, 
* POINTERS & INCRS TO OOOOH 
* 
413 702 CLROUT SUBR 
-414 723 PINON INDEX * DO INDEX ACCESSES 
41~ 729 CLR 
416 730 LR R8,A 
* 
* SET WAVE POINTER & INCR TO ZERO 
* 
421 73~ XLP LIS 5 
422 736 LR R7,A * RAM 5 
423 737 CLR 
424 738 LR R2,A 
425 739 XLP1 PI SYNWR * INCR=OO 
426 740 OS R7 
427 741 8P XLP1 
* 
*SET ENVELOPE CONTROL TO 80H <RAM 1) 
* 
432 746 LR A,R8 
433 747 01 110000008 *SET A7=1, A6=1 
434 748 LR R8,A 
43~ 749 Ll 80H 
436 7~0 LR R2,A 
437 751 LIS 1 * PUT INTO RAM 1 
438 7~2 LR R7,A 
439 7~3 PI SYNWR 
...... 
...... 
0'1 
INIT SYNTHESIZER 
LOC OBJ . CODE 
0177 48 
0178 21BF 
017A ~8 
0178 20FF 
017D ~2 
017E 71 
017F ~7 
0180 280072 
0183 48 
0184 213F 
0166 IF 
0187 ~8 
0188 2~40 
018A 94D6 
018C 29065A 
F8/3670 MACRO CROSS ASSM . V2 . 2 PAGE 11 
STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
• 
* NOW SHIFT BACK TO NON - ENVELOPE <A6=0) 
• 444 7~8 LR A,R8 
44~ 7~9 Nl 101111118 * SET A6=0, BUT LEAVE A7=1 
446 760 LR R8,A 
448 762 Ll OFFH • SET TO MAX VOLUME 
449 763 LR R2,A 
4~0 764 LIS 1 
4~1 76~ LR R7,A * RAM 1 = VOLUME 
4~2 766 PI SYNWR 
4~4 768 LR A,R8 
45~ 769 Nl 3FH * LOOK ONLY AT PART NUMBER 
4~6 770 INC 
4~7 771 LR R8,A 
4~8 772 Cl 64 * ALL 64 PARTS DONE? 
4~9 773 BNZ XLP 
461 77~ JMP INROUT1 * INITIALIZE ROUTING 
• * AND RETURN 
...... 
...... 
-.J 
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LOC OBJ . CODE STHT-NR SOURCE - STHT PASS2 NPWHS NPWHS NPWHS ABS 
463 777 TITLE Intel He>< Road Command 
************************************************************************ 
• 
* INTEL HEX FILE READ COMMAND 
* 
018F 468 782 RCHD CALL INBYCR * GET PART NUMBER OFFSET 
0192 42 469 786 LR A,R2 
0193 154 470 787 LR R4,A 
0194 471 788 PINOFF INDEX • · SET FOR TABLE ACCESS 
019A 473 7915 RLINE CALL ECHO* WAIT FOR A":" 
0190 41 474 799 LR A,R1 
019E 2153A 4715 800 Cl . :. 
OIAO 94F9 476 801 BNZ RLINE 
01A2 70 478 803 CLR 
01A3 1515 479 804 LR RI5,A * INIT CHECKSUM 
01A4 480 8015 CALL RDBYTE * GET BYTE COUNT 
01A7 42 481 809 LR A,R2 
01A8 156 482 810 LR R6,A 
01A9 484 812 CALL RDBYTE * GET HIGH ADDRESS 
OIAC 42 4815 816 LR A,R2 
OIAD C4 486 817 AS R4 * ADD IN PART NUMBER OFFSET 
OIAE 158 487 818 LR R8,A 
OlAF 488 819 CALL RDBYTE * GET LOW ADDRESS 
01B2 42 489 823 LR A,R2 
01B3 157 490 824 LR R7,A 
01B4 492 826 CALL RDBYTE * GET RECORD TYPE 
01B7 42 493 830 LR A,R2 
01B8 21501 494 831 Cl 01H * SEE IF EOF HARKER 
OIBA 841A 4915 832 BZ EOF 
01BC 497 834 BYLOOP CALL ROBYTE * GET A DATA BYTE TO R2 
OIBF 280072 498 838 PI SYNWR 
01C2 47 499 839 LR A,R7 * INCR ADDRESS 
01C3 IF 1500 840 INC 
01C4 157 1501 841 LR R7,A 
01CI5 48 1502 842 LR A,R8 
01C6 19 1503 843 LNK 
01C7 158 1504 844 LR R8,A ...... 
01C8 36 15015 8415 OS R6 * DECR BYTE COUNT ...... (X) 01C9 94F2 1506 846 BNZ BY LOOP 
01CB 1508 848 CALL RDBYTE * GET CHECKSUM 
01CE 70 1509 8152 CLR 
OICF Cl5 1510 8153 AS R!5 * LOOK AT CHECKSUM FOR LINE 
0100 84C9 !511 8154 BZ RLINE * GOOD CHECKSUM (=0), SO GET ANOTHER LINE 
0102 29'0008 1512 81515 JHP BADCH * BAD CHECKSUM 
Intel Hex Read Command F8/3870 MACRO CROSS ASSM. V2.2 PAGE 13 
LOC OBJ.CODE STMT-NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
0105 
0108 290011 
01DB 
OlEO 
01E3 415 
01E4 C2 
01E5 515 
01E6 
01F5 
01F8 42 
01F9 56 
OIFA 
01FD 
0200 42 
0201 55 
0202 70 
0203 57 
0204 
020A 45 
020B 58 
020C 280085 
020F 46 
0210 58 
0211 280072 
0214 37 
0215 94F4 
0217 290011 
1514 857 EOF 
15115 861 
CALL RDBYTE * IGNORE CHECKSUM ON EOF RECORD 
JMP CMLP 
524 
15215 
1526 
1527 
1528 
1529 
1540 
541 
1542 
1543 
1544 
1545 
1546 
1548 
1549 
1550 
1552 
553 
554 
555 
556 
557 
558 
559 
560 
870 
878 
882 
883 
884 
8815 
* 
* READ A BYTE INTO REGISTER R2, AND UPDATE CHECKSUM 
* 
* RETURNS: 
* DESTROYS: 
* RDBYTE SUBR 
CALL 
LR 
AS 
LR 
RET 
R2= BYTE READ, Rl5= UPDATED CHECKSUM 
RO,R1,R3 
JNBYTE 
A,RI5 
R2 
RI5,A 
* ADD BYTE TO CHECK~UM VALUE 
******************************************************************* 
* 
* COPY A TABLE 
* * FORMAT OF COMMAND : Kdd=ss 
* 
dd= DESTINATION TABLE 
ss= SOURCE TABLE 
• 913 KCMD CALL 
LR 
LR 
CALL 
CALL 
LR 
LR 
INBYTE 
A,R2 
R6,A 
EQUALS 
INBYCR 
A,R2 
R5,A 
917 
918 
919 
923 
927 
928 
930 
931 
932 
939 KLOOP 
940 
941 
942 
943 
944 
945 
946 
947 
* R6 = DESTINATION TABLE NUMBER 
* Rl5 = SOURCE TABLE NUMBER 
CLR 
LR R7,A * INIT LOW ADDRESSES 
PINOFF INDEX * SET FOR TABLE ACCESS 
LR 
LR 
PI 
LR 
LR 
PI 
OS 
BNZ 
JMP 
A,RI5 
R8,A 
SYNRD 
A,R6 
R8,A 
SYNWR 
R7 
KLOOP 
CMLP 
* READ FROM SOURCE TABLE 
* PUT INTO DEST TABLE 
* WAIT UNTIL ALL 256 BYTES TRANSFERED 
..... 
....... 
\0 
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LOC OBJ.CODE STHT-NR SOURCE-STHT PASS2 NPWHS NPWMS NPWMS ABS 
021A 
0210 42 
021E 158 
021F 70 
0220 157 
0221 
0227 47 
0228 18 
0229 152 
022A 280072 
0220 37 
022E 94F8 
0230 290011 
0233 
0237 
023A 
023B 
0230 
023E 
0241 
0244 
02415 
0246 
0248 
42 
213F 
158 
42 
IF 
213F 
156 
0249 2A02BE 
024C 
024F 48 
0250 52 
0251 
0254 2A02CO 
0257 
025A 
0263 
~61 948 TITLE Waveform Generator Commend 
1568 
1569 
1570 
1571 
1572 
~73 
157~ 
~76 
~77 
~78 
~79 
~80 
~81 
~93 
~94 
15915 
596 
1597 
598 
~99 
600 
601 
602 
603 
6015 
606 
607 
608 
609 
610 
611 
612 
613 
9~~ 
9159 
960 
961 
962 
963 
•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
* GENERATE A RAMP WAVEFORM TO THE SELECTED TABLE 
• THE WAVEFORM GENERATED PUTS OFFH INTO LOC 0, OFEH INTO LOC 1, ETC . 
WCHD CALL INBYCR * GET TABLE NUMBER 
LR A,R2 
LR R8,A * SET UP UPPER ADDRESS 
CLR 
LR R7,A * INIT LOWER ADDR 
PINOFF INDEX* DO A TABLE . ACCESS 
970 WLP 
971 
LR 
COM 
LR 
PI 
OS 
BNZ 
JMP 
A,R7 * GET LOWER ADDR 
• DATA IS THE COMPLEMENT OF THE 
* LOWER ADDRESS BITS 972 
973 
974 
97~ 
976 
988 
994 
998 
999 
1000 
1001 
10015 
1009' 
1010 
101J 
1012 
1014 
101~ 
1019 
1020 
1021 
102~ 
1026 
1030 
1039 
R2,A 
SYNWR 
R7 
WLP 
CHLP 
* WRITE INTO TABLE 
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
* INDEX RAM EXAMINE COMMAND 
* FORMAT IS: Ess,ee 
• where ss= starting, ee=endlng 
ECHO PINON INDEX * SET UP FOR INDEX RAM ACCESSES 
CALL INBYTE 
ELP 
LR A,R2 
Nl 3FH * USE ONLY 6 BITS FOR PART NUMBER 
LR R8,A * STARTING ADDRESS 
CALL COMMA 
CALL JNBYCR 
LR A,R2 
INC 
Nl 3FH 
LR R6,A * ENDING ADDRESS 
DCI 
CALL 
LR 
LR 
CALL 
DCI 
CALL 
SHOW 
SHOW 
CRLF 
PRMSG 
A,R8 
R2,A 
OUTBYTE * 
OUTAMS 
PRHSG 
EMSWI, 1 * 
EMSWP,O * 
PRINT ADDR 
SHOW WAVE INCREMENT 
SHOW WAVE POINTER 
1-' 
N 
0 
WeveForm Gerteretor Command F8/3870 MACRO CROSS ASSM . V2.2 PAGE 1~ 
LOC 08J.CODE STMT-NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS A8S 
026C 48 61~ 1049 LR A,R8 
026D 2280 616 10~0 01 80H * SET A7=1 FOR CTL 
026F 58 617 10~1 LR R8,A 
0270 618 10~2 SHOW EMSWC,1 *SHOW WAVE CONTROL 
027g 48 
027A 213F 
027C 2240 
027E ~8 
027F 
0288 
0291 48 
0292 24FF 
0294 213F 
0296 22CO 
0298 58 
0299 
02A2 48 
02A3 2402 
02A5 213F 
02A7 ~8 
02A8 E6 
02A9 8404 
02A8 290249 
02AE 290011 
0281 ~7C9 
0283 !57DO 
0285 ~7C3 
0287 2045C9 
028A 4~DO 
028C 45C3 
028E OD8A 
02CO 3AAO 
620 
621 
622 
623 
624 
62~ 
627 
628 
629 
630 
631 
632 
634 
63~ 
636 
637 
638 
639 
640 
641 
643 
644 
64~ 
646 
647 
648 
6~0 
651 
1062 
1063 
1064 
1065 
1066 
107~ 
108~ 
1086 
1087 
1088 
1089 
1090 
1100 
1101 
1102 
1103 
1104 
110~ 
1106 
1107 
1109 
1110 
1111 
1112 
1113 
1114 
1116 
1117 
ESTOP 
EMSWI 
EMSWP 
EMSWC 
EMSEI 
EMSEP 
EMSEC 
CRLF 
OUTAMS 
LR 
Nl 
01 
LR 
SHOW 
SHOW 
LR 
AI 
Nl 
01 
LR 
SHOW 
LR 
AI 
Nl 
LR 
xs 
8Z 
JMP 
JMP 
DEF8 
DEF8 
DEF8 
DEFB 
DEFB 
DEFB 
DEFB 
DEFB 
A,R8 
3FH 
40H * A6=1 FOR ENVELOPE 
R8,A 
EMSEI,1 *SHOW ENVELOPE INCREMENT 
EMSEP,O * SHOW ENVELOPE POINTER 
A,R8 
-1 
3FH * ENVELOPE CONTROL BYTE IS IN PREVIOUS 
OCOH * SET A7=1 FOR CONTROL, A6=1 FOR ENVELOPE 
R8,A 
EMSEC,1 *SHOW ENVELOPE CONTROL 
A,R8 
2 
3FH 
R8,A * ADVANCE TO NEXT PART 
R6 * SEE IF AT END 
ESTOP 
ELP * CONTINUE 
CMLP 
'W', 'I '+80H 
'W', 'P' +80H 
'W', 'C' +80H 
' ', 'E', 'I' +80H 
'E', 'P'+80H 
'E', 'C·' +80H 
CR,LF+80H 
• · ',' '+80H 
1-' 
IV 
1-' 
Play 
LOC 
02C2 
02C7 
02C9 
02CA 
02CD 
02DO 
02D3 
02D4 
02D5 
02D8 
0208 
02DC 
02DE 
02DF 
02EO 
02E2 
02E5 
02E7 
Music Program F8/3870 MACRO CROSS ASSM. V2 . 2 PAGE 16 
OBJ . CODE 
2020 
51 
73 
154 
2800815 
47 
2402 
!57 
34 
8406 
90EF 
02EB 
02EB 
02EE 2807EB 
02F1 2180 
02F3 9418 
02F!5 
02F8 2A0457 
02FB 
02FE 290011 
STMT - NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
653 1119 SHOWIT SUBR 
654 1127 Ll 
655 1128 LR R1,A 
656 1129 CALL OUTCHAR 
657 1133 CALL PRMSG 
658 1137 CALL EQUALS 
660 1142 LIS 3 
661 1143 LR R4,A * SET UP LOOP COUNTER 
662 1144 SHLP PI SYNRD 
663 114!5 CALL OUTBYTE 
664 1149 LR A,R7 
66!5 11150 AI 2 
666 11 !51 LR R7,A 
667 11152 OS R4 
668 11153 BZ X SHOW 
669 11154 CALL COMMA 
670 11!58 BR SHLP 
671 11159 XSHOW RET 
************************* * ******************************** BEGIN INCLUDE 
673 1167 INCLUDE PWMSRUN.SRC 
1 1168 TITLE Play Music Program 
* 
* last modification 12/03/81 1:152 PM 
* 
* PLAY MUSIC COMMAND : Execute command codes received over the 
*parallel port from the Main Music Processor . 
* 
*This file Is Included In the main PWMS processor program 
*called "NPWMS.SRC" via an "INCLUDE PWMSRUN . SRC" pseudo op . 
* 
* 
* DETERMINE WHETHER TO GO INTO MONITOR OR TO IMMEDIATELY 
* EXECUTE CABLE INTERPRETER PROGRAM 
* 
17 1184 STARTUP CALL INUSART 
19 1189 PI US TAT * READ USART STATUS PORT 
20 1190 Nl 80H * LOOK AT DSR INPUT LINE 
21 1191 BNZ AS TART * DON'T GO INTO MONITOR 
23 1193 MONIT CALL INUSART 
24 1197 DCI STMSG 
2!5 1198 CALL PRMSG * DISPLAY START-UP MESSAGE 
26 1202 JMP CMLP * ENTER SERIAL MONITOR PROGRAM 
...... 
N 
N 
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LOC OBJ.CODE STMT-NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
27 1203 TITLE Opcode Description 
* OPCODES ARE : 
• 00-3F OOcc ecce Ptey note on channel c 
• 00-3F oooo pppp o=octeve, p=pltch(C-B). 
·------------------------------- --~-- -----------------------------------
• 40-7F 01cc ecce Release channel c 
·---------------------------------------------------------------------
• 80-BF 10cc ecce Set volume for channel c to 
• 00-FF vvvv vvvv level v . 
·-----------------------------------------------------------------------
• CO-CF 1100 ssss Set routing for channel c to 
• 00-3F OOcc ecce speaker s. 
·------------------------------------------------------------------ -- -
• DO 1101 Oxxx Reset (silence) ett channels. 
·-------------------------------------------------------------------------
• D8 1101 1xxx Define Instrument for channel c . 
• 00-3F OOcc ecce First toed envelope rete (16 bit 
• 00-FF hhhh hhhh number, with most significant bits 
• 00-FF tttt ttl\ first, In form: hhhhhhhhtttttt\1). 
• 80 - 7f <wave sample 0> Next, toed 2~6 byte waveform table 
• 
• 
• 
• 
• 
• 
• 
~0-7F <wevo sample 2~~> 
00-FF <env sample 0> 
00-FF <env sample 2~~> 
Finally, toed 2~6 byte envelope 
tebte . 
·-------------------------------------------------------------------------
• EO 1110 Oxxx Copy Instrument definition from 
• 00-3F OOss ssss source channel s to destination 
• 00-3F OOdd dddd channel d, Including envelope rete 
·-------------------------------------------------------------------------
• E8 1110 1xxx Return to PWMS Monitor program 
·------------------------------------------------------------------- ------
• FO 1111 OXXX Initialize routing counters & RAM 
·-------------------------------------------------------------------------
• F8 1111 1XXX Write Into synthesizer RAM. 
• 00-FF dddd dddd d Is date, e Is 1st addr byte, 
• 00-FF eeae eeee b Is 2nd addr byte. If upper bit 
• 00-ff bbbb bbbb of b Is e 1, then do Index access, 
• e=upper eddr, b2\ower eddr. 
• If upper bit of b Is 0, then do 
• table access, b=tebte number, 
• e=tower addr bits. · 
·------------ ------------- ------------------------------------------------
..... 
N 
w 
Main 
LOC 
Cable Interpreter Loop F8/3870 MACRO CROSS ASSM . V2.2 PAGE 18 
OBJ . CODE STMT-NR SOURCE-STMT PASS2 NPWMS NPWHS NPWHS ABS 
0301 
0304 
0305 
0307 
0309 
030C 
40 
250D 
8407 
29000B 
030F 71 
0310 B6 
0311 
0315 
0319 
031E 253F 
0320 822D 
0322 257F 
0324 8212 
0326 25BF 
0328 8219 
032A 12 
032B 12 
032C 210E 
032E 
82 1258 TITLE Main Cable Interpreter Loop 
83 1259 ACMD CALL INCHAR 
84 1263 LR A,RO 
85 1264 Cl CR 
86 1205 BZ ACONT 
87 1266 JMP BADCM * NO CR TYPED 
89 1268 ASTART 
91 1273 ACONT 
92 1274 
93 1275 
95 1282 ALPI 
• 
CALL CLROUT * INIT EVERYTHING 
LIS 001B * EXT tNT ENABLE, ACTIVE LOW 
OUTS 6 * TIMER INT DISABLE 
PINON UCSBIT.AND . SACK * NO ACK, USART DISABLED 
PINON INDEX * INDEX RAM SELECTED 
* NOTE: THE INDEX BIT SHOULD ALWAYS BE ON AT THE START OF THE "ALP" LOOP 
* IF A COMMAND RESETS THE INDEX BIT, IT SHOULD SET IT BACK BY JUMPING 
* TO "ALPI" INSTEAD OF "ALP" 
• 
102 1294 ALP GET CABLE * GET A COMMAND 
103 1301 Cl 00111111B * SEE IF ATTACK 
104 1302 BC ATTACK 
105 1303 Cl 01111111B 
106 1304 BC RELEASE * SEE IF RELEASE 
107 1305 Cl 10111111B 
108 1306 BC SETVOL * SEE IF SETVOL CMD 
• 
*OTHERWISE, UPPER 2 BITS= 11, WHICH MEANS "OTHER" SUBCOMMAND 
* SO FALL THROUGH TO "OTHER" PROCESSING ROUTINE 
• 
• 
*PROCESS REMAINING COMMANDS CCOHHANDS WITH UPPER BITS= 11) 
• 117 1315 OTHER SR 1 
118 1316 SR 1 * GET BITS 5-3 TO ACC BITS 3-1 
119 1317 Nl 11108 * INDEX INTO COMMAND TABLE 
120 1318 DOCMD OTHERTAB * EXECUTE SUB-COMMAND 
...... 
"' ~
Release a Note 
LOC OBJ . CODE 
0337 24FF 
0339 213F 
0338 22CO 
033D ~8 
033E 20FC 
0340 9059 
0342 213F 
0344 2280 
0346 ~8 
0347 
034C 904D 
034E ~8 
034F B~ 
0350 
03~5 2A03A3 
0358 8E 
0359 8E 
035A 8E 
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STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
121. 1327 TITLE Release a Note 
• 
• RELEASE A NOTE 
• 
• NOTE: ENVELOPE LIMIT DATA FOR PART n IS STORED IN THE 
• RAM LOCATION FOR PART n-1, SINCE THIS DATA IS LATCHED BY 
• THE PREVIOUS ENVELOPE CYCLE 
130 
131 
132 
133 
1336 
1337 
1338 
1339 
13~ 1341 
136 1342 
• 
RELEASE AI 
Nl 
01 
LR 
Ll 
BR 
-1 
00111111B 
110000008 
R8,A 
OFCH 
FINUP 
* COMPUTE ENV CONTROL PART NUMBER 
• MASK OFF PART NUMBER 
*SET A7=1, A6=1 FOR ENV CONTROL LOCS 
• SET NEW LIMIT ON ENVELOPE FOR RELEASE 
• WRITE NEW LIMIT 
••••••••••••••••••••••••••••••••••••••••••••••••••• 
• 
• SET VOLUME ON A CHANNEL 
• 144 13~0 SETVOL Nl 
14~ 13~1 01 
146 1352 LR 
3FH 
80H 
R8,A 
* MASK OFF CHAN • 
* SET A7=1 (CONTROL BIT) 
148 13~4 v 
149 1361 
GETCABLE • READ IN NEW VOLUME SETTING 
BR FINUP • WRITE OUT NEW VOLUME 
1~0 1362 TITLE Attack a Note 
• 
* OPCODE=OO, ATTACK NOTE 
• 
1~~ 1367 ATTACK LR R8,A 
1 ~6 ·1368 OUTS PADDR • SET UP HI ADDR 
1~8 1370 AT 
1~9 1377 
160 1378 
161 1379 
162 1380 
GETCABLE • GET NOTE TO PLAY <OCT, PITCH) 
DCI NOTETAB 
ADC • ASSUME OCTAVE IS IN RANGE 
ADC * 0-7 
ADC 
...... 
N 
U1 
Attack. a Note F8/3870 MACRO CROSS ASSM . V2.2 PAGE 20 
LOC OBJ . COOE STMT - NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
• 
• NOW SEND OUT THE NOTE 
• 
035B 168 1386 PINOFF HIAOCLK . ANO.PREAO • SET FOR WRITE, AND 
0361 21FE 169 1392 Nl 1-tiAOCLK * CLOCK HI ADDR . 
0363 B1 170 1393 OUTS CONTROL 
0364 71 172 1395 LIS 
0365 57 173 1396 LR R7,A * ACCESS RAM 1=HI PTR 
0366 174 1397 ATNLP READY * CHECK IF PREV CYCLE DONE 
0369 47 175 1401 LR A,R7 
036A B5 176 1402 OUTS PAODR * SET UP NEW LOW AODR 
036B 16 177 1403 LM • GEt NEXT 8 BITS 
036C B4 178 1404 OUTS PDATA * PUT OUT DATA & START WRITE CYCLE 
0360 47 179 1405 LR A,R7 
036E 2402 180 1406 AI 2 
0370 57 181 1407 LR R7,A 
0371 2507 182 1408 Cl 7 
0373 94F2 183 1409 BNZ ATNLP 
• 
* NOW RESET ENVELOPE POINTER TO ATTACK NOTE 
• 0375 188 1414 ATR READY * WAIT FOR PREV CYCLE TO FINISH 
0378 48 189 1418 LR . A,R8 
0379 2240 190 1419 01 40H • A6:!1 
037B B5 191 1420 OUTS PADOR * SET UP NEW HI ADOR 
037C 192 1421 ICLK HIADCLK 
0385 74 194 1432 LIS 4 * LOWEST 8 BITS OF PTR 
0386 57 195 1433 LR R7,A 
0387 196 1434 ARLP READY 
038A 47 197 1438 LR A,R7 
038B B5 198 1439 OUTS PADDR * SET LOW ADDR 
038C 70 199 1440 CLR * PUT OUT ZERO DATA 
0380 B4 200 1441 OUTS POATA * PUT ZERO ON PORT & START WRITE CYCLE 
038E 37 201 1442 OS R7 
038F 37 202 1443 OS R7 
0390 81F6 203 1444 BP ARLP 
t-' 
N 
• 0\ 
Attack. a Note 
LOC 08J.CODE 
0392 48 
0393 24FF 
0395 22CO 
0397 58 
0398 2080 
039A ~2 
0398 71 
039C ~7 
0390 280072 
03AO 290319 
F8/3870 MACRO CROSS ASSM . V2.2 PAGE 21 
STMT - NR SCJURCE - STMT PASS2 tiPWMS NPWMS NPWMS A8S 
* SET ENVELOPE LIMIT TO 80H 
• 209 14~0 LR A,R8 
210 14~1 AI - 1 * FIND IN PREV STAGE 
211 1452 OJ 110000008 • A7=1 CCONTROL), A6=1 
212 14~3 LR R8,A 
213 1454 Ll 80H 
21~ 14~6 FINUP LR R2,A 
216 14~7 LIS 1 * SELECT RAM 1 
217 14~8 LR R7,A 
218 14~9 PI SYNWR 
219 · 1460 JMP ALP 
CENVELOPE) 
...... 
"' -...,J 
* 
* TABLE OF 24 BIT INDEX VALUES FOR NOTES IN OCTAVES 0-7 
* 
* CODES 00-08 CO-BO -
03A3 00228900 22~ 1466 NOTETA8 DEF8 OOOH,022H,089H,OOOH,024H,097H,OOOH,026H,OC4H * NOTE =D 0 
24970026 
C4 
03AC 00291200 226 1467 DEFB OOOH, 029H, 01 2H, OOOH, 028H, .083H, OOOH, 02EH, 01 9H * NOTE : F 0 
2B83002E 
1g 
038~ 0030D700 227 1468 DEF8 OOOH,030H,OD7H,OOOH,033H,OBEH,OOOH,036H,OD2H * NOTE =G•o 
338E0036 
D2 
038E 003A1400 228 1469 DEF8 OOOH,03AH,014H,OOOH,03DH,089H,OOOH,041H,031H * NOTE =8 0 
3D890041 
31 
* CODES OC-OF c8-D•8 
03C7 2288DA24 230 1471 DEFB 022H,088H,ODAH,024H,096H,03EH,026H,OC3H,08~H * NOTE =D 8 
963E26C3 
8~ 
03DO 29119A 231 1472 DEFB 029H,011H,09AH * NOTE =D•8 
* CODES 10- 18 C1-B1 
03D3 004~1200 234 147~ DEFB OOOH,04~H.012H,OOOH,049H,02DH,OOOH,04DH,087H * NOTE =D 
492D004D 
87 
03DC 00~22300 23~ 1476 DEFB OOOH,0~2H,023H,OOOH,0~7H,006H,OOOH,O~CH,032H * NOTE =F 
570600~C 
32 
03E5 0061AEOO 236 1477 DEFB OOOH,061H,OAEH,OOOH,067H,07DH,OOOH,06DH,OA4H * NOTE =G•1 
677D0060 
A4 
03EE 00742900 237 1478 DEF8 OOOH,074H,029H,OOOH,07BH,011H,OOOH,082H,063H *NOTE =B 1 
78110082 
63 
* CODES 1 C- 1 F E8-G8 
03F7 2882C62E 239 1480 DEF8 028H,082H,OC6H,02EH,019H,01FH,030H,OD6H,ODAH * NOTE =F•8 
191F3006 
DA 
0400 338E4F 240 1481 DEF8 033H,08EH,04FH * NOTE =G 8 
* CODES 20 - 28 C2-B2 
0403 008A2300 243 1484 DEF8 OOOH,08AH,023H,OOOH,092H,O~AH,OOOH,098H,OOEH * NOTE •D 2 
925A0098 ~ 
OE ~ 
040C OOA44600 244 148~ DEFB OOOH,OA4H,046H,OOOH,OAEH,008H,OOOH,088H,064H * NOTE =F 2 00 
AE080088 
64 
Attack. a Note F8/3870 MACRO CROSS ASSM . V2 . 2 PAGE 22 
LOC 08J . CODE STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS A8S 
0415 OOC35800 245 1486 DEF8 0001-i, OC3H, 058H , OOOH, OCE'I-1, OF9H, OOOH, OD8H, 048H * NOTE =G#2 
CEF900DB 
48 
041E OOE85200 246 1487 DEF8 OOOH,OE8H,052H,OOOH,OF611,022H,001H,004H,OC5H * NOTE =8 2 
F6220104 
C!5 
* CODES 2C-2F G#8-B8 
0427 36D1FA3A 248 1489 DEF8 036H,OD1H,OFAH,03AH,014H,07BH , 03DH,088H,09BH * NOTE =A#8 
14783D88 
9B 
0430 41314E 249 1490 DEFB 041H,031H,04EH * NOTE =B 8 
* CODES 30-38 C3 - 83 
0433 01144701 252 1493 DEF8 001H,014H,047H,001H,024H,OB4H,001H,036H,01CH • NOTE =D 3 
24B40136 
1C 
043C 01488D01 2!53 1494 DEF8 001H,048H,08DH,001H,05CH,016H,001H,070H,OC9H * NOTE =F 3 
5C160170 
C9 
0445 01868701 254 1495 DEFB 001H,086H,OB7H,001H,09DH,OF2H,001H,086H,090H * NOTE =G#3 
9DF20186 
90 
044E 01DOA401 255 1496 DEF8 001H,ODOH,OA4H,001H,OECH,045H,002H,009H,08AH * NOTE =8 3 
EC450209 
8A 
* CODES 3C - 3F UNUSED 
* USE THIS AREA FOR MONITOR START-UP MESSAGE 
* THIS MESSAGE MUST BE EXACTLY 12 BYTES LONG . 
0457 ODOA 259 1500 STMSG DEFB CR,LF 
0459 56657220 260 1501 DEFM ' Ver 12/03' * DATE = 12/03/81 
31322F30 
33 
0462 AE 261 1502 DEF8 ' . '+80H 
* CODES 40-4B C4-B4 
0463 02288E02 264 1505 DEF8 002H,028H,08EH,002H,049H,069H,002H,06CH,038H * NOTE =D 4 
4969026C 
38 
046C 02911A02 265 1506 DEFB 002H,091H,01AH,002H,OB8H,02CH,002H,OE1H,092H * NOTE =F 4 
862C02E1 
92 
0475 030D6E03 266 1507 DEF8 003H,OODH,06EH,003H,038H,OE5H,003H,06DH,020H * NOTE =G#4 ...... 
38E5036D tv 
20 "' 047E 03A14803 267 1508 DEF8 003H,OA1H,048H,003H,OD8H,08AH , 004H , 013H,015H * NOTE =B 4 
D88A0413 
15 
• CODES 4C - 4F C9-D#9 
0487 45118449 269 1510 DEF8 045H,011H,OB4H,049H,02DH , 01CH , 04Dii,087H,OOAH *NOTE =D 9 
2D1C4D87 
Atteck. a Note F8/3870 MACRO CROSS ASSH. V2.2 PAGE 23 
LOC OBJ . CODE STHT-NR SOURCE-STHT PASS2 NPWHS NPWHS NPWHS ABS 
OA 
0490 522335 270 1511 DEFB 052H,023H,035H * . NOTE =D•9 
* CODES 50-58 C5-B5 
0493 04511804 273 1514 DEFB 004H,051H,01BH,004H,092H,OD2H,004H,OD8H,071H * NOTE =D 5 
92D204D8 
71 
049C 05223305 274 1515 DEFB 005H,022H,033H,005H,070H,059H,005H,OC3H,024H * NOTE =F 5 
705905C3 
24 
04A5 061ADB06 275 1516 DEFB 006H,01AH,ODBH,006H,077H,OCAH,006H,ODAH,03FH * t~TE =G•5 
77CA06DA 
3F 
04AE 07428F07 276 1517 DEFB 007H,042H,08FH,007H,OB1H,013H,008H,026H,02AH * NOTE =B 5 
81130826 
2A 
* CODES 5C-5F E9-G9 
0487 57058C5C 278 1519 DEFB 057H,005H,08CH,05CH,032H,03EH,061H,OADH,OB4H * NOTE =F•9 
323E61AD 
84 
04CO 677C9F 279 1520 DEFB 067H,07CH,09FH * NOTE =G 9 
* CODES 60-68 C6-B6 
04C3 08A23609 282 1523 DEFB 008H,OA2H,036H,009H,025H,OA4H,009H,OBOH,OE1H * NOTE =0 6 
25A409BO 
E1 
04CC OA44670A 283 1524 DEFB OOAH,044H,067H,OOAH,OEOH,OB2H,OOBH,086H,048H * NOTE =F 6 
EOB20886 
48 
0405 OC35B60C 284 1525 DEFB OOCH,035H,OB6H,OOCH,OEFH,094H,OODH,OB4H,07EH * NOTE =G•6 
EF940DB4 
7E 
04DE OE851FOF 285 1526 DEFB OOEH,085H,01FH,OOFH,062H,027H,010H,04CH,053H * NOTE =B 6 
6227104C 
53 
* CODES 6C-6F G•9-B9 
04E7 6DA3F474 287 1528 DEFB 06DH,OA3H,OF4H,074H,028H,OF6H,07BH,011H,036H * NOTE =A•9 
28F67B 11 
36 
04FO 82629C 288 1529 DEFB 082H,062H,09CH * NOTE =B 9 
* CODES 70-78 C7-B7 
....... 04F3 11446D12 291 1532 DEFB 011H,044H,06DH,012H,04BH,047H,013H,061H,OC3H *NOTE =D 7 w 
48471361 0 
C3 
04FC 1488C015 292 1533 DEFB 014H,088H,OCDH,015H,OC1H,063H,017H,OOCH,08FH * NOTE =F 7 
C163170C 
8F 
0505 186B6D19 293 1534 DEFB 018H,06Bii,06DH,019H,ODFH,028H,01BH,068H,OFDH * NOTE =G•7 
DF281868 
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LOC OBJ . CODE STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
FD 
050E 1DOA3D1E 294 1~35 DEFB 01DH,OOAH,03DH,01EH,OC4H,04EH,020H,098H,OA7H * NOTE =B 7 
C44E2098 
A7 
29~ 1~36 TITLE Silence ell Channels 
•••••••••••••••••••••••••••••••••••••••••••••••••• 
• 
* SILENCE ALL CHANNELS 
• 
0~17 203F 300 1~41 SILENCE Ll 63 
0~19 58 301 1~42 LR R8,A 
0~1A 70 302 1~43 CLR 
0518 52 303 1~44 LR R2,A * DATA TO PUT INTO INDEXES=OO 
051C 7~ 30~ 1~46 SILOOP LIS ~ 
0510 57 306 1547 LR R7,A 
051E 280072 308 1549 SILP1 PI SYNWR * STOP AN INCR 
0521 37 309 1550 OS R7 
0522 37 310 1551 OS R7 
0523 81FA 311 1552 BP SILP1 * WRITE 3 BYTES PER CHANNEL 
0525 38 313 1~~4 OS R8 * GO TO NEXT PART 
0526 81F~ 314 15~5 BP SILOOP * DO 64 LOOPS 
0528 290319 316 1557 JMP ALP 
...... 
w 
...... 
Copy Instrument Defn F8/3870 MACRO CROSS ASSM . V2 . 2 PAGE 2!5 
LOC 08J . CODE STMT - NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS A8S 
317 1!558 TITLE Copy Instrument Defn 
• 
• COPY INSTRUMENT DEFINITION 
• 0528 322 1!563 COPYINS GETCABLE • GET SOURCE CHANNEL Nl~ER 
0530 50 323 1570 LR RO,A • RO = SOURCE 
0531 32!5 1!572 C2 GETCARLE • GET DESTINATION CHANNEL NUMBER 
0536 51 326 1579 LR R1, A • RJ = DEST 
0537 328 1581 PINOFF INDEX • SET FOR TABLE ACCESS 
053D 70 329 1587 CLR 
053E 57 330 1588 LR R7,A • CLEAR LOWER ADDRESS 
• FIRST, COPY WAVEFORM 
053F 40 333 1591 WCOPLP LR A,RO 
0540 58 334 1592 LR R8,A • READ FROM SOURCE 
0541 28008!5 33!5 1593 PI SYNRD 
0544 41 336 1!594 LR A,R1 
0545 58 337 1595 LR R8,A • WRITE TO DEST 
0546 280072 338 1596 PI SYNWR 
0549 37 339 1597 OS R7 • DECR LOWER ADDRESS 
054A 94F4 340 1598 BNZ WCOPLP • DO .TOTAL OF 256 LoaPS 
054C 40 342 1600 LR A,RO • SET UP FOR ENVELOPE ACCESS 
0540 2240 343 1601 OJ 40H • SET A6=1 
054F 50 344 1602 LR RO,A 
0550 41 345 1603 LR A,R1 
0551 2240 346 1604 OJ 40H 
0553 51 347 1605 LR R1,A 
• NOW, COPY ENVELOPES 
0554 40 350 1608 ECOPLP LR A,RO 
0555 58 351 1609 LR R8,A • GET SOURCE BYTE 
0556 280085 352 1610 PI SYNRD 
0559 41 353 1611 LR A,R1 
055A 58 3!54 1612 LR R8,A • PUT INTO DEST 
0558 280072 35!5 1613 PI SYNWR 
055E 37 ~56 1614 OS R7 • DECR LOWER ADDR 
055F 94F4 357 1615 BNZ ECOPLP • MOVE 256 ENVELOPE BYTES 
..... 
w 
"' 
Copy Instrument Oefn F8/3870 MACRO CROSS ASSM. V2 . 2 PAGE 26 
LOC OBJ . CODE STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
• 
* NOW COPY ENVELOPE RATE 
• 0!561 7!5 362 1620 LIS !5 
0!562 !57 363 1621 LR R7,A * SET FOR LEAST SIG . BYTE OF 24 BIT NUMBER 
0!563 364 1622 COPR READY 
0566 36!5 1626 PINON INDEX * GET TO INDEX RAMS 
0!56A 40 367 1633 ECRATE LR A,RO * GET FROM SOURCE 
0!56B !58 368 1634 LR R8,A 
0!56C 28008!5 369 163!5 PI SYNRO 
056F 41 370 1636 LR A,R1 • PUT TO OEST 
0!570 !58 371 1637 LR R8,A 
0!571 280072 372 1638 PI SYNWR 
0!574 37 373 1639 OS R7 
057!5 37 374 1640 OS R7 * GO TO NEXT BYTE 
0576 81F3 37!5 1641 BP ECRATE 
0578 29031!5 376 1642 JMP ALP I * SET INDEX BIT & 00 NEXT CMD 
******************************************************* 
• 
* DEFINE INSTRUMENT - - LOAD WAVEFORM & ENVELOPE TABLES 
• 0!57B 384 16!50 OEFINS GETCABLE * GET PART NUMBER 
0580 2240 38!5 16!57 01 40H * SET A6=1 FOR ENVELOPE ACCESS 
0!582 !58 386 16!58 LR R8,A 
0!583 71 387 16!59 LIS 1 * SELECT RAM 1 
0!584 57 388 1660 LR R7,A 
058!5 390 1662 ERATE GETCABLE * GET A VALUE 
058A !52 391 1669 LR R2,A 
0!58B 280072 392 1670 PI SYNWR * WRITE IT 
0!58E 47 393 1671 LR A, R7 
058F 2402 394 1672 AI 2 
0591 57 39!5 1673 LR R7,A * GO TO NEXT RAM 
0592 250!5 396 1674 Cl !5 * 00 RAMS 1 & 3 
0594 94FO 397 1675 BNZ ERATE 
0596 70 399 1677 CLR ...... 
0597 !52 400 1678 LR R2,A * ZERO OUT LEAST SIG . BYTE w w 0596 280072 401 1679 PI SYNWR 
Copy Instrument Oefn F8/3870 MACRO CROSS ASSM . V2 . 2 PAGE 27 
LOC OBJ . COOE STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
059B 48 
059C 213F 
059E 58 
059F 70 
05AO 57 
05A1 
05A4 
05AA 
05AF 52 
o5Bo 280012 
05B3 47 
05B4 IF 
0585 57 
0586 94F3 
0588 48 
05B9 2240 
058B 58 
058C 
05C1 52 
05C2 280072 
05C5 47 
05C6 IF 
05C7 57 
05C8 94F3 
05CA 290315 
• 
• NOW SWITCH TO TABLE RAM, AND SELECT WAVEFORM ADDR 
406 1684 
407 1685 
408 1686 
409 1687 
410 1688 
• 
411 1689 DEFR 
412 1693 
414 1700 WDEFLP 
415 1707 
416 1708 
417 1709 
418 1710 
419 1711 
420 1712 
LR A,R8 
Nl 3FH 
LR RB,A 
CLR • POINT TO 1ST LOC 
LR R7,A 
READY 
PINOFF INDEX * GO TO TABLE RAM 
GETCABLE * GET WAVEFORM DATA SAMPLE 
LR R2,A • SAVE FOR MEMORY WRITE 
PI SYNWR 
LR A,R7 * ADVANCE LOWER ADDRESS 
INC 
LR R7,A 
BNZ WDEFLP • REPEAT 256 TIMES 
423 1715 
424 1716 
425 1717 
• NOW LOAD IN ENVELOPE TABLE 
LR A,R8 
' 
427 1719 EDEFLP 
428 1726 
429 1727 
430 1728 
431 1729 
432 1730 
433 1731 
434 173? 
OJ 40H * SET A6=1 , ENVELOPE TABLE FOR CHANNEL 
LR R8,A 
GETCABLE • GET ENVELOPE SAMPLE FROM MUSIC PROC 
LR R2,A • SET UP FOR WRITE 
PI SYNWR 
LR A,R7 
INC • ADVANCE TO NEXT TABLE ADDRESS 
LR R7,A 
BNZ EDEFLP 
JMP ALPI • END OF COMMAND, SET INDEX BIT BACK HIGH 
...... 
w 
~ 
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LOC OBJ . CODE STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
:o:0001 
=0003 
=0008 
=0010 
=OFCO 
=0010 
05CD 45 
05CE 210F 
05DO 51 
05D1 
435 1733 TITLE Rout Channel Commend 
* ROUT CHANNEL COMMAND 
• 
* THE PSEUDO - CODE BELOW DESCRIBES THE FUNCTION PERFORMED 
• 
• otd=otd speaker routing (speaker + FIRST bit) 
• new=new speaker routing 
• chan= channel specified by commend 
• 
• new : ~ tower 4 bits of ROUT opcode; 
• chan:= (next byte from cable) end 3fh; 
• 
• If old<>new then 
• begin 
* COUNT(old) : = COUNT(old) -1; 
* If not ((COUNT<otdl=Ol or FIRST(oldl) then 
• begin ( seen for e new first for old channel being de - assigned 
• I:= 0; 
• while (1<64) end ((!=chen) or <spkr(l)<>oldspkr)) do t:= 1+1; 
• newflrst : = I; 
• t "I" should never reach 64 If the RAM date hes been 
• property Initialized. 
. •· 
• updetesyn(newflrst, otdspkr+flrstbltl; 
• FIRST(newflrst) : = true; 
• end; t If J 
• 
• f now put In new stuff t 
• x : = new: 
• If COUNT<newl=O then x:= x+ flrstblt; { first chen assigned on this spkr ) 
• updetesyn(chen, xl; 
* COUNT(new) : = COUNT(newl + 1 ; 
* SPKRDATA<chen):: x; 
• end; t old <> new J 
* 
472 1770 NEW EOU R1 * NEW SPEAKER 
473 1771 OLD EOU R3 * BIT 4=0LD FIRST, BITS 3 - 0 ~ OLD SPEAKER 
474 1772 CHAN EOU R8 * CHANNEL TO CHANGE 
475 1773 FIRSTBIT EOU 10H * BIT 4 = "FIRST" INDICATOR 
477 1775 ROUTINGS EOU RAM * RAM AREA CONTAINING ROUTING DATA 
478 1776 COUNTS EOU R16 * SCRATCHPAD RI6 - R33 USED FOR COUNTS 
480 1778 ROUT LR A, I NTDATA 
481 1779 Nl OFH * MASK OFF SPEAKER NUMBER 
482 1780 LR NEW,A 
484 1782 RO GETCABLE * GET CHANNEL NUMBER 
..... 
w 
l/1 
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LOC OBJ.CODE STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
05D6 58 485 1789 LR CHAN, A * SAVE CHANNEL NUMBER 
05D7 2AOFCO 487 1791 DCI ROUTit~S * DETERMINE OLD FIRST & SPEAKER 
05DA 8E 488 1792 ADC * INDEX INTO ROUTING TABLE 
05DB 16 489 1793 LM 
05DC 53 490 1794 LR OLD, A * SAVE "FIRST" BIT & OLD SPEAKER 
05DD 210F 491 1795 Nl OFH * MASK ONLY SPEAKER 
05DF Et 492 1796 xs NEW * SEE IF OLD ROUTING =NEW ROUTING 
05EO 9404 493 1797 BNZ NEWNEOLD * NOT EQUAL 
05E2 290319 494 1798 JMP ALP * OLO =NEW, SO DO NOTHING 
05E~ 43 •496 1800 NEWNEOLO LR A, OLD 
05E6 210F 497 1801 Nl OFH * GET OLD SPEAKER NUMBER 
05E8 2410 498 1802 AI COUNTS * INDEX INTO SCRATCH PAD REGS 
05EA OB 499 1803 LR IS, A * GIVING • CHANS ASSIGNED TO EACH SPEAKER 
05EB 3C ~00 1804 OS s * COUNTCOLO) : = COUNT(OLD)-1 
05EC 8406 ~01 1805 BZ UP NEW * IF WAS LAST CHANNEL ON OLD SPEAKER, 
• * NO NEED TO SCAN FOR NEW FIRST 05EE 43 ~03 1807 LR A, OLD 
05EF 2110 504 1808 Nl FIRSTBIT * SEE IF OLD WAS A "FIRST" 
05F1 9427 ~05 1809 BNZ OLDFIR * OLD WAS FIRST, MUST SCAN FOR NEW FIRST 
* UPDATE NEW ROUTING IN 3874 RAM AND PWMS RAM 
05F3 41 508 1812 UPNEW LR A, NEW * CHECK COUNTCNEW) 
05F4 2410 509 1813 AI COUNTS * INDEX INTO SCRATCHPAD 
05F6 OB ~10 1814 LR IS,A 
05F7 70 ~11 1815 CLR 
05F8 CC ~12 1816 AS s * SET FLAGS TO TEST COUNT(NEW) 
05F9 940~ ~13 1817 BNZ NOTNEWFIR * IF NOT ZERO, ALREADY CHANS ASSIGNED 
05FB 41 514 1818 LR A, NEW 
05FC 2210 ~·~ 1819 OJ FIRSTBIT * SET FIRST BIT 
05FE 51 516 1820 LR NEW,A 
05FF 41 ~18 1822 NOTNEWFIR LR A,NEW 
0600 ~2 519 1823 LR R2,A * SET UP SYNWR DATA 
0601 73 520 1824 LIS 3 
0602 57 521 1825 LR R7,A * SET UP FOR RAM 3 = CONTROL 
0603 48 522 1826 LR A,R8 
0604 2280 523 1827 OJ 80H * SET A7=1 (CONTROL) 
0606 58 524 1828 LR R8,A 
0607 280072 525 1829 PI SYNWR 
060A 2AOFCO ~27 1831 DCI ROUTINGS 
0600 48 528 1832 LR A,R8 1-' 
060E 213F ~29 1833 Nl 3FH * MASK CONTROL BIT TO GET PART NUMBER w 
0610 8E ~30 1834 ADC * POINT TO RAM LOC FOR THE CHAN 0'1 
0611 41 531 1835 LR A, NEW 
0612 17 532 1836 ST * UPDATE FIRST & SPEAKER DATA 
0613 71 ~33 1837 LIS I 
0614 cc ~34 1838 AS s * COUNTCNEW):= COUNT(NEW)+I 
0615 5C 535 1839 LR S , A 
0616 290319 536 1840 JMP ALP 
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LOC OBJ . CODE STMT - NR SOURCE -STMT PASS2 NPWMS NPWMS NPWMS ABS 
0619 70 
061A !50 
0618 2AOFCO 
061E 40 
061F E8 
0620 16 
0621 840A 
0623 E3 
0624 210F 
0626 9<10!5 
0628 40 
0629 !52 
062A 9008 
062C 40 
062D 1F 
062E !50 
062F 2!540 
0631 94EC 
0633 48 
0634 !50 
063!5 42 
0636 2280 
0638 !58 
0639 73 
063A !57 
0638 43 
063C 2210 
063E 52 
063F 280072 
0642 2AOFCO 
0645 48 
0646 213F 
0648 8E 
0649 42 
064A 17 
0648 40 
064C 58 
* 
* OLD SPE.,KER ROUTING THAT WE'RE DE-ASSIGNING WAS A "FIRST" CHANNEL, 
542 1846 
543 1847 
544 1848 
* SO MUST SCAN TO FIND A NEW "FIRST" FOR THE SPEAKER 
OLDFIR CLR 
LR RO,A * SET UP LOOP COUNTER 
DCI ROUTINGS 
* SCAN THROUGK RAM 
ROUTSCAN LR A,RO 
XS CHAN 
LIST TO FIND A NEW FIRST 
!548 18!52 
!549 1853 
!5!50 18!54 
!551 18!5!5 
!5!53 1857 
!5!54 18!58 
!5!5!5 1859 
!5!56 1860 
557 1861 
5!58 1862 
!560 
!561 
!562 
!563 
!564 
1864 
186!5 
1866 
1867 
1868 
LM 
BZ ROUTSKP 
XS OLD 
Nl OFH 
BNZ ROUTSKP 
LR A,RO 
LR R2,A 
BR FOUNFIR 
ROUTSKP LR 
INC 
LR 
CJ 
BNZ 
A,RO 
RO,A 
64 
ROUTSCAN 
* 
* SEE IF ON CHANNEL SELECTED BY CMD 
* FETCH CHANNEL DATA (DON'T CHANGE FLAGS) 
* IF ON OUR OWN CHANNEL, SKIP 
* COMPARE THIS CHANNELS SPEAKER TO OUR OLD SPEAKER 
* ONLY LOOK AT SPEAKER FJELD 
* NOT T~E SPEAKER WE'RE LOOKING FOR 
* SET "NEWFIRST" 
* NO NEED TO STAY IN LOOP, SO GET OUT 
* INCR PART COUNTER 
* WE SHOULD NEVER FALL THROUGH THIS LOOP, IF RAM DATA WAS PROPERLY INITIALIZED 
* R2 NOW CONTAINS THE NEW FIRST CHANNEL WE WERE LOOKING FOR 
572 1876 FOUNFIR LR 
573 1877 LR 
!574 1878 LR 
575 1879 01 
576 1880 LR 
!577 1881 LIS 
578 1882 LR 
!579 1883 LR 
580 1884 01 
!581 1885 LR 
!582 18~6 PI 
!584 1888 DCI 
!585 1889 LR 
!586 1890 Nl 
!587 1891 ADC 
!588 1892 LR 
!589 1893 ST 
590 1894 LR 
591 189!5 LR 
A,R8 
RO,A 
A,R2 
80H 
R8,A 
3 
R7,A 
A,OLD 
FIRSTBIT 
R2,A 
SYNWR 
ROUTINGS 
A,R8 
3FH 
A,R2 
A,RO 
R8,A 
* SAVE CHAN NUMBER 
* SET A7=1 (CONTROL) 
* SET NEW FIRST CHANNEL. NUMBER 
* SET FOR RAM 3 = CONTROL 
* MAKE IT A FIRST CHANNEL 
* CHANGE FIRST DATA IN PWMS MEMORY 
* CHANGE IN 3874 RAM AREA 
* STRIP OUT CHAN NUMBER 
* POINT TO CHANNEL'S DATA BYTE 
* GET SPEAKER NutmER & FIRST BIT 
* STORE INTO RAM AREA 
* RESTORE CHANNEL NUMBER 
...... 
w 
-J 
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LOC OBJ.CODE STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
064D 90A~ ~92 1896 BR UPNEW 
064F 
0652 290319 
0655 
065A 62 
065B 6F 
065C 5E 
0650 8FFE 
065F 63 
0660 70 
0661 ~E 
0662 8FFE 
0664 2080 
0666 58 
0667 73 
0668 ~7 
0669 2AOFCO 
066C 48 
066D 2107 
066F 52 
0670 48 
0671 2587 
0673 910~ 
0675 42 
0676 2210 
0678 ~2 
0679 280072 
067C 42 
067D 17 
~93 1897 TITLE Initialize Routing 
• 
* INITIALIZE RAM ROUTING MEMORY, SPEAKER ROUTING COUNTS 
• 
599 1903 I NITS 
600 1907 
• 
CALL JNROUT 
JMP ALP * INIT ROUTING 
* INITIALIZE SYNTHESIZER ROUTING INFO, AND 3874 INTERNAL 
607 1914 
608 1922 
609 1923 
* ROUTING DATA 
• INROUT SUBR 
INROUT1 LISU COUNTS . SHR.3 
LISL 7 
6 1 1 1 92~ I NL1 
612 1926 
LR D,A 
BR7 INL1 
* STORE INTO SCRATCHPAD 
* LOOP 8 TIMES 
614 1928 
61~ 1929 
LISU <COUNTS . SHR . 3>+1 * ADDRESS LAST 8 LOCS 
CLR 
61 7 1931 I NL2 
618 1932 
LR D,A 
BR7 JNL2 
* STORE ZERO INTO SCRATCHPAD REGS 
* NOW INITIALIZE THE ROUTING VALUES 
* BOTH IN INTERNAL RAM AND IN PWMS SYNTHESIZER EXTERNAL RAM 
623 1937 
624 IP38 
62~ 1939 
626 1940 
627 1941 
629 1943 RILP 
630 1944 
631 194~ 
632 1946 
633 1947 
634 1948 
635 1949 
636 1950 
637 19~1 
Ll 80H 
LR R8,A 
LIS 3 
LR R7,A 
DCI ROUTINGS 
LR 
Nl 
LR 
LR 
Cl 
BM 
LR 
01 
LR 
A,R8 
1 11 B 
R2,A 
A,R8 
7+80H 
NOIFIR 
A,R2 
FIRSTBIT 
R2,A 
639 1953 NOIFIR PI SYNWR 
A,R2 640 19~4 LR 
641 195~ ST 
* SET A7=1 CCONTROL BIT) 
* LOOP COUNTER = CHAN NUM 
* SELECT RAM 3 
* POINT DC TO RAM 
* DO MOD 8 
* DATA TO WRITE 
* DON'T SET FIRST BIT IF >7 
..... 
w 
(X) 
Synthesizer RAM 
LOC OBJ.CODE 
067E 48 
067F IF 
0680 !58 
0681 25CO 
0683 94E8 
068!5 
0689 
068E !52 
068F 
0694 !58 
0695 
069A !57 
069B 2180 
0690 940B 
069F 48 
06AO !57 
06AI 4!5 
06A2 58 
06A3 
06A9 280072 
06AC 29031!5 
Direct Write F8/3870 MACRO CROSS ASSM. V2 . 2 PAGE 
STMT-NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
642 1956 LR A,R8 
~3 1~7 I~ 
644 1958 LR 
64!5 1959 Cl 
646 1960 BNZ 
647 1961 RET 
R8,A 
64+80H 
RILP 
648 1968 TITLE Synthesizer RAM Direct. Wrlt.e 
• 
32 
• do direct. synthesizer RAM wrlt.e, from cable data 
• 6!53 1973 RAMWR 
654 1980 
656 1982 RWI 
657 1989 
658 1990 RW2 
659 1997 
661 1999 
662 2000 
GETCABLE * GET DATA BYTE 
LR R2,A * SAVE FOR WRITE 
GETCABLE * GET ADDR BYTE 1 
LR R8,A * SAVE AS HIGH ADDR 
GET CABLE 
LR R7,A * SAVE AS LOW ADDR BYTE 
Nl 80H 
BNZ IRAMW 
* SEE IF UPPER BIT IS ON 
* IF ON, THEN INDEX WRITE DESIRED 
* IF TABLE WRITE DESIRED, THEN 1ST ADDR BYTE = LOW ADDR BITS, 
* 2ND ADDR BYTE = TABLE NUMBER 
667 2005 
668 2006 
669 2007 
670 2008 
671 2009 
674 2017 IRAMW 
675 2018 
LR A,R8 
LR R7,A * SET UP LOW ADDR 
LR A,INTDATA 
LR R8,A * SET UP TABLE NUMBER 
PINOFF INDEX * SET FOR TABLE ACCESS 
PI SYNWR 
JMP ALPI * DO NEXT CMD, SET INDEX BIT HIGH AGAIN 
...... 
w 
\0 
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LOC OBJ . CODE STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
06AF 0!5CD 
06B1 0!5CD 
06B3 0517 
068!5 057B 
06B7 052B 
06B9 02F!5 
06BB 064F 
06BD 0689 
06BF 
06C4 
06CA 2A06DB 
06CD 74 
06CE !52 
06CF 16 
0600 !51 
0601 2807B8 
0604 32 
060!5 94F9 
0607 
06DB 37 
06DC 40 
0600 CE 
06DE 0!5 
06DF 
06E4 2807EB 
06E7 2102 
06E9 84FA 
06EB 280704 
06EE 217F 
06FO !50 
06F1 
684 
68!5 
686 
687 
688 
689 
690 
691 
2027 
2028 
2029 
2030 
2031 
2032 
2033 
2034 
• 
* COMMAND TABLE FOR "OTHER" COMMANDS 
OTHERTAB OW ROUT * 000 = SET ROUTING 
OW ROUT * 001 = SET ROUTING 
OW SILENCE * 010 = SILENCE ALL CHANNELS 
OW DEFINS * 011 =DEFINE INSTRUMENT 
OW COPYINS * 100 = COPY INSTRUMENT DEFN 
OW MONIT * 101 = RETURN TO PWMS MONITOR 
OW INITS * 110 = INITIALIZE RAM ROUTINGS & COUNTS 
OW RAMWR * 111 = DO DIRECT SYN RAM WRITE 
********************************************************** END INCLUDE 
67!5 2036 TITLE Input/Output routines 
* 
* SET UP USART MODE AND COMMAND WORDS 
*DESTROYS : RO, R1, R2, DC, ACCUM, FLAGS 
• 680 2041 
681 2049 
682 20!5!5 
683 20!56 
684 20!57 
INUSART SUBR 
686 20!59 INUSLP 
687 2060 
688 2061 
689 2062 
690 2063 
691 2064 
PINOFF UCSBIT 
DCI INUSTAB 
LIS 4 
LR R2,A 
LM 
LR 
PI 
OS 
BNZ 
RET 
RI,A 
UCMD 
R2 
INUSLP 
693 2072 INUSTAB DEFB 37H 
694 2073 DEFB 40H 
69!5 2074 DEFB 11001110B 
• 697 2076 DEFB 101B 
• 
* PULL CS/ ON USART LOW 
* SET UP LOOP COUNTER 
* SAVE FOR CMD WRITE 
* SOFT RESET 
* DUMMY CMD WORD TO USART FOR SOFT RESET 
* SOFTWARE RESET USART 
* SET FOR 2 STOP BITS, 8 DATA BITS, 
* x16 CLOCK, NO PARITY 
* TURN XMIT, RECEIVER 
* READ A CHAR FROM THE USART INTO REG RO 
706 208!5 
707 2093 
708 2094 
709 209!5 
710 2096 
711 2097 
712 2098 
713 2099 
• 
* RETURNS : 
* INCHAR 
INLP 
SUBR 
PI 
Nl 
BZ 
PI 
Nl 
LR 
RET 
RO 
US TAT 
108 
INLP 
URDAT 
7FH 
RO,A 
= CHAR TYPED 
* GET USART STATUS 
* LOOK AT RxRDY BIT 
* WAIT FOR A CHAR 
* GET DATA 
* USE ONLY LOWER 7 BITS 
t-' ,. 
0 
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LOC OBJ.CODE STMT-NR SOURCE-STf1T PASS2 NPWMS NPWMS NPWMS ABS 
• 
* SEND A CHAR FROM REG Rl TO THE USART 
• 
* DESTROYS : RO, ACCUM, FLAGS 
• 
06Fl5 721 2113 OUTCHAR SUBR 
06FA 2807EB 722 2121 OUTCHI PI US TAT * LOOK AT. STATUS 
06FD 2101 723 2122 Nl 1 * LOOK AT TxRDY 
06FF 84FA 724 2123 BZ OUTCH1 * WAIT UNTIL TRANSMITTER IS READY 
0701 2807C9 72l5 2124 PI UWDAT 
0704 726 212l5 RET 
0708 729 2134 EQUALS SUBR 
070D 203D 730 2142 LJ . "'. 
070F l51 731 2143 LR Rl,A 
0710 90E9 732 2144 BR OUTCH1 
0712 734 2146 COMMA SUBR 
0717 202C 73l5 21l54 LJ . . . 
0719 l51 736 21l5l5 LR Rl,A 
071A 90DF 737 21l56 BR OUTCH1 
• 
* READ A CHAR I NTO R 1 AND ECHO I T TO TliE TERM I NAL 
• 
* RETURNS: Rl = CHARACTER TYPED IN 
* DESTROYED: RO,Rl 
• 071C 74l5 2164 ECHO SUBR 
0721 746 2172 CALL INCHAR 
0724 40 747 2176 LR A,RO * MOVE FOR OUTPUT 
072l5 51 748 2177 LR Rl, A 
0726 2906FA 749 2178 JMP OUTCH1 
...... 
~ 
...... 
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LOC OBJ . CODE STMT-NR SOURCE ·· STMT PASS2 NPWMS NPWMS NPWMS ABS 
0729 
072E 
0731 43 
0732 1!5 
0733 ~2 
0734 
0737 42 
0738 C3 
0739 !52 
073A 
* * READ IN 2 CHARS (HEX DIGITS> FROM THE TERMINAL. 
* CONVERT THIS TO BINARY, THEN STORE IN REG R2 
* IF A BAD HEX CHAR IS ENTERED, JUMP TO THE ERROR EXIT 
* * RETURNS: 
* DESTROYS: 
* 
R2 = BINARY VALUE OF BYTE TYPED IN 
RO , R1,R2,R3 
760 2189 INBYTE SUBR 
CALL 
LR 
SL 
LR 
CALL 
LR 
AS 
LR 
RET 
761 2197 
762 2201 
763 2202 
764 2203 
76!5 2204 
766 2208 
767 2209 
768 2210 
769 2211 
* 
INNYBL 
A,R3 
4 
R2,A 
INNYBL 
A,R2 
R3 
R2,A 
* GET THE HIGH NYBBLE 
* SHIFT TO UPPER 4 BITS 
* SAVE IN R2 
* READ IN LOWER NYBBLE 
* GET BACK UPPER BITS 
* COMBINE BITS 
* SAVE FOR RETURN 
* GET A CUAR TYPED IN . IF IT IS A VALID HEX DIGIT, RETURN 
073E 
0743 
0746 41 
0747 24DO 
0749 911~ 
074B ~3 
074C 2~09 
074E 820C 
0750 24EF 
0752 910C 
0754 2505 
0756 9208 
0758 240A 
075A 53 
075B 
075F 290008 
780 
781 
782 
783 
784 
785 
786 
787 
788 
789 
790 
791 
792 
793 
794 
2228 
2236 
2240 
2241 
2242 
2243 
2244 
2245 
2246 
2247 
2248 
2249 
2250 
22~1 
2252 
* THE BINARY VALUE IN REG R3 . 
* IF NOT A VALID HEX DIGIT, JUMP TO THE ERROR EXIT 
* 
* RETURNS: 
* DESTROYS: 
* ltiNYBL 
OKNYB 
SUBR 
CALL 
LR 
AI 
BM 
LR 
Cl 
BC 
AI 
BM 
Cl 
BNC 
AI 
LR 
RET 
R3 = HEX DIGIT O-F 
RO,R1,R3 
ECHO 
A,R1 
- ( • 0.) 
BAD NY 
R3,A 
9 
OKNYB 
- ('A' - '0') 
BAD NY 
5 
BADNY 
10 
R3 , A 
* LOOK AT CHAR INPUT 
* SUBTRACT OFF OFFSET OF "0" 
* IF LESS THAN "0", THEN BAD 
* SAVE OFFSET VALUE, IN CASE 
* SEE IF 0-9 
* LESS THAN 10, SO 0 - 9 
* LESS THAN "A" 
* GREATER THAN "F" 
* OFFSET FOR CHARS "A"-"F" 
* RETURN VALUE 
796 2260 BADNY JMP BADCM * BAD HEX CHAR TYPED 
CHAR 
CHAR 
"0" -·'g" 
...... 
~ 
1\J 
Input/Output routines F8/3870 MACRO CROSS ASSM. V2.2 PAGE 36 
LOC OBJ . CODE STMT-NR SOURCE-STMT PASS2 NPWMS NPWMS NPWMS ABS 
* 
* PRINT REG R2 IN HEX FORM (2 HEX DIGITS) 
* 
* DESTROYED : RO, R1, DC 
* 
0762 804 2268 OUTBYTE SUBR 
0767 42 80~ 2276 LR A,R2 
0768 14 806 2277 SR 4 * GET UPPER NYBBLE 
0769 807 2278 Tl NDEX HEX TAB 
076E ~1 808 2283 LR R1, A 
076F 809 2284 CALL OUTCHAR * PRINT CHAR 
0772 42 810 2288 LR A,R2 
0773 210F 811 2289 Nl OFH * GET LOWER NYBBLE 
077~ 812 2290 Tl NDEX HEX TAB 
077A ~1 813 229~ LR R1,A 
077B 814 2296 CALL OUTCHAR 
077E 81~ 2300 RET 
0782 30313233 817 2308 HEXTAB DEFM '0123456789ABCDEF' 
34353637 
38394142 
43444~46 
* 
* PRINT A STRING POINTED BY BY DC 
* THE STRING IS TERMINATED BY A BYTE WITH ITS HIGH BIT ON 
* 
* DESTROYED: RO, R1, DC 
* 
0792 830 2321 PRMSG SUBR 
0797 16 831 2329 PRMSG1 LM 
0798 ~1 832 2330 LR R1,A 
0799 833 2331 CALL OUTCHAR 
079C 41 834 233~ LR A,R1 
079D 2180 83~ 2336 Nl 80H 
079F 84F7 836 2337 BZ PRMSG1 
07A1 837 2338 EXIT RET 
* 
* READ IN A BYTE TO R2, THEN WAIT FOR A <CR> 
* IF NO CR IS TYPED, JUMP TO THE ERROR EXIT 
* 
* RETURNED: R2 = BYTE TYPED 
* DESTROYED: RO, R1, R3 ...... ~ 
* w 
07A5 847 2354 INBYCR SUBR 
07AA 848 2362 CALL JNBYTE 
07AD 849 2366 CALL INCHAR 
0780 40 850 2370 LR A,RO 
0781 250D 851 2371 Cl CR 
07B3 84ED 852 2372 BZ EXIT 
0785 29000B 853 2373 JMP BADCM * NOT A CR, SO ERROR 
USART Interface Routines F8/3870 MACRO CROSS ASSM. V2 . 2 PAGE 37 
LOC OBJ.CODE STMT - NR SOURCE - STMT PASS2 NPWMS NPWMS NPWMS ABS 
0788 
07BC 41 
07BD 18 
07BE BO 
07BF 
07C8 1C 
07C9 
07CF 41 
0700 217F 
0702 90EA 
07D4 
070A 70 
0708 BO 
07DC 
07E2 AO 
07E3 18 
07E4 !50 
07E!5 
07E9 40 
07EA 1C 
07EB 
07EF 90EA 
8!54 2374 TITLE USART I nter·face RoutInes 
• 
* WRITE A COMMAND WORD FROM ACCUM TO THE USART 
* DESTROYS : R1, FLAGS, ACCUM 
• 859 2379 UCMD 
860 238!5 
861 2386 UWRT 
862 2387 
863 2388 
864 2398 
• 
PINON UCOBIT * SET C/D FOR CONTROL 
LR A,R1 * GET DATA TO WRITE 
COM 
OUTS USART * SET UP DATA LINES 
ICLK UWRBIT • TOGGLE WR/ LINE LOW, THEN HIGH 
POP 
* WRITE DATA FROM ACCUM TO THE USART DATA PORT 
* DESTROYS : R1, ACCUMS, FLAGS 
• 870 2404 UWDAT PINOFF UCDBIT * SEL DATA PORT 
871 2410 LR A,R1 • GET DATA 
872 2411 Nl 7FH * MASK OFF UPPER BIT 
873 2412 BR UWRT * FINISH UP WRITE 
• 
* READ FROM THE USART DATA PORT INTO REG RO 
• 878 2417 URDAT 
879 2423 URDR 
880 2424 
881 242!5 
882 2431 
883 2432 
884 2433 
88!5 2434 
886 2440 
887 2441 
• 
PINOFF UCOBIT • 
CLR 
SEL DATA PORT 
OUTS IJSART 
PINOFF URDBIT 
INS USART 
COM 
* CLEAR PORT FOR INPUT 
• PULL RD/ LINE LOW 
LR RO , A 
PINON UROBIT * 
LR A,RO 
POP 
* READ DATA 
• SAVE IN REG RO 
PULL RD/ LINE HIGH 
* READ US.4\RT STATUS PORT INTO REG RO 
• 892 2446 USTAT 
893 2452 
894 24!53 
PINON UCDBIT • SELECT CONTROL PORT 
BR URDR 
END 
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T A B L E  O F  N O T E S  A N D  2 4  B I T  N O T E  N U M B E R S  F O R  O C T A V E  0  
N O T E  F R E Q U E N C Y  
P C T  
C E N T  N O T E  N U M B E R  
I D E A L  A C T U A L  E R R O R  
E R R O R  D E C I M A L  H E X  
- - - - - - - - - - - - - - - - - -
- - - - - -
- - - - - - - - - - - - - - - - - - - - -
c  0  16 . 3~2 16.3~2 0 . 0 0 2  
0 . 0 2 9 1  8 8 4 1  0 0 2 2 8 9  
C # O  
. 1 7 .  3 2 4  17 . 32~ 0 . 00~ 
0 . 0 8 2 1  
9 3 6 7  0 0 2 4 9 7  
D  0  18 . 3~4 
18 . 3~~ 
o . o m s  0 . 0 8 3 7  9 9 2 4  0 0 2 6 C 4  
D # O  
19 . 44~ 1 9 . 4 4 6  0 . 0 0 4  
0 . 013~3 1 0~14 
0 0 2 9 1 2  
E  0  2 0 . 6 0 2  2 0 . 6 0 2  0 . 0 0 2  0 . 03~1 
1 1 1 3 9  
0 0 2 B 8 3  
F  0  
2 1 . 8 2 7  2 1 . 8 2 7  
- 0 . 0 0 1  - 0 . 0 1 7 7  1 1 8 0 1  
0 0 2 E 1 9  
F # O  
2 3 .  12~ 
23 . 12~ 
0 . 0 0 1  0 . 0 2 0 6  
1 2~03 
0 0 3 0 D 7  
G  0  
24 . ~00 2 4 . 4 9 9  
- 0 . 0 0 2  - 0 . 0 4 0 ! 5  1 3 2 4 6  0 0 3 3 B E  
G # O  
2 ! 5 . 9 ! 5 7  2!5 . 9~7 0 . 0 0 0  
0 . 0 0 2 9  1 4 0 3 4  
0 0 3 6 D 2  
A  0  2 7 . ! 5 0 0  2 7 . 4 9 9  - 0 . 0 0 3  -0 . 0~!59 1 4 8 6 8  0 0 3 A 1 4  
A # O  
2 9 .  13~ 2 9 . 1 3 6  
0 . 0 0 3  0 . 0 4 3 3  1 !57~3 
0 0 3 D 8 9  
B  0  
3 0 . 8 6 8  3 0 . 8 6 7  
- 0 . 0 0 2  - 0 . 0 3 1 6  1 6 6 8 9  
0 0 4 1 3 1  
T A B L E  O F  N O T E S  A N D  2 4  B I T  N O T E  N U M B E R S  F O R  O C T A V E  1  
N O T E  F R E Q U E N C Y  
P C T  
C E N T  
N O T E  N U M B E R  
I D E A L  A C T U A L  E R R O R  E R R O R  
D E C I M A L  H E X  
- - - - - - - - - - - - - - - - - -
- - - - - -
- - - - - - -
- - - - - - - -
- - - - - -
c  1  3 2 . 7 0 3  3 2 . 7 0 4  
0 . 0 0 2  0 . 0 2 9 1  1 7 6 8 2  
0 0 4 ! 5 1 2  
C # l  
3 4 . 6 4 8  3 4 . 6 4 8  - 0 . 0 0 1  - 0 . 0 1 0 2  
1 8 7 3 3  
0 0 4 9 2 D  
D  1  3 6 . 7 0 8  3 6 . 7 0 8  0 . 0 0 0  - 0 . 0 0 3 ! 5  1 9 8 4 7  
0 0 4 D 8 7  
D # l  
3 8 . 8 9 1  3 8 . 8 9 0  - 0 . 0 0 1  - 0 . 0 1 7 0  
2 1 0 2 7  
0 0 ! 5 2 2 3  
E  1  4 1 . 2 0 3  4 1 . 2 0 4  0 . 0 0 2  0 . 0 3 ! 5 1  
2 2 2 7 8  
0 0 ! 5 7 0 6  
F  1  4 3 . 6 ! 5 4  
4 3 . 6 ! 5 3  - 0 . 0 0 1  - 0 . 0 1 7 7  
2 3 6 0 2  
0 0 ! 5 C 3 2  
F # l  
4 6 . 2 4 9  46 . 2~0 0 . 0 0 1  0 . 0 2 0 6  
2 ! 5 0 0 6  
0 0 6 1 A E  
G  1  4 8 . 9 9 9  4 9 . 0 0 0  0 . 0 0 1  0 . 0 2 4 9  
2 6 4 9 3  
0 0 6 7 7 D  
G # l  
! 5 1 .  9 1 3  ! 5 1 . 9 1 3  0 . 0 0 0  
0 . 0 0 2 9  
2 8 0 6 8  
0 0 6 D A 4  
A  1  ! 5 ! 5 . 0 0 0  
~!5 . 000 
0 . 0 0 0  
0 . 0 0 2 3  
2 9 7 3 7  
0 0 7 4 2 9  
A # l  
! 5 8 . 2 7 0  ! 5 8 . 2 7 0  - 0 . 0 0 1  - 0 . 0 1 1 6  
31~0!5 
0 0 7 8 1 1  
B  1  6 1 . 7 3 ! 5  6 1 . 7 3 6  
0 . 0 0 1  0 . 0 ? . 0 3  
3 3 3 7 9  
0 0 8 2 6 3  
1 5 9  
T A B L E  O F  N O T E S  A N D  2 4  B I T  N O T E  N U M B E R S  F O R  O C T A V E  2  
N O T E  F R E Q U E N C Y  
P C T  
C E N T  
N O T E  N U M B E R  
I D E A L  A C T U A L  E R R O R  
E R R O R  D E C I M A L  H E X  
- - - - - - - - - - - - - - - - - -
- - - - - -
- - - - - - - - - - - - - - - - - - - - -
c  2  
6 5 . 4 0 6  6 5 . 4 0 6  
- 0 . 0 0 1  - 0 . 0 . 9 8  3 5 3 6 3  0 0 8 A 2 3  
C • 2  
6 9 . 2 9 6  
6 9 . 2 9 5  
- 0 . 0 0 1  
- 0 . 0 1 0 2  3 7 4 6 6  0 0 9 2 5 A  
D  2  7 3 . 4 1 6  
7 3 . 4 1 6  0 . 0 0 0  - 0 . 0 0 3 5  
3 9 6 9 4  
0 0 9 B O E  
D • 2  
7 7 . 7 8 2  7 7 . 7 8 1  - 0 . 0 0 1  
- 0 . 0 1 7 0  < 1 2 0 5 4  O O A 4 4 6  
E  2  
8 2 . 4 0 7  8 2 . 4 0 7  0 . 0 0 0  
- 0 . 0 0 3 8  4 4 5 5 5  O O A E O B  
F  2  8 7 . 3 0 7  8 7 . 3 0 6  - 0 . 0 0 1  - 0 . 0 1 7 7  
4 7 2 0 4  
O O B 8 6 4  
F # 2  
9 2 . 4 9 9  9 2 . 4 9 8  
- 0 . 0 0 1  - 0 . 0 1 4 1  : 5 0 0 1 1  O O C 3 5 B  
G  2  
9 7 . 9 9 9  9 7 . 9 9 8  0 . 0 0 0  - 0 . 0 0 7 8  5 2 9 8 5  O O C E F 9  
G • 2  
1 0 3 . 8 2 6  
1 0 3 . 8 2 6  
0 . 0 0 0  0 . 0 0 2 9  5 6 1 3 6  O O D B 4 8  
A  2  1 1 0 . 0 0 0  1 1  o .  0 0 0  0 . 0 0 0  0 . 0 0 2 3  
5 9 4 7 4  
O O E 8 5 2  
A • 2  
1 1 6 . 5 4 1  
1 1 6 . 5 4 0  
- 0 . 0 0 1  -0.0 ~ 16 6 3 0 1 0  O O F 6 2 2  
B  2  
1 2 3 . 4 7 1  
1 2 3 . 4 7 0  0 . 0 0 0  
- 0 . 0 0 5 6  6 5 7 5 7  0 1 0 4 C 5  
T A B L E  O F  N O T E S  A N D  2 4  B I T  N O T E  N U M B E R S  F O R  O C T A V E  3  
N O T E  F R E Q U E N C Y  
P C T  
C E N T  
N O T E  N U M B E R  
I D E A L  A C T U A L  E R R O R  E R R O R  D E C I M A L  
H E X  
- - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - -
- - - - - -
c  3  
1 3 0 . 8 1 3  1 3 0 . 8 1 3  
0 . 0 0 0  
0 . 0 0 4 7  
7 0 7 2 7  0 1 1 4 4 7  
c • 3  
1 3 8 . 5 9 1  1 3 8 . 5 9 0  - 0 . 0 0 1  
-0 . 0 ~ 02 7 4 9 3 2  0 1 2 4 B 4  
D  3  1 4 6 . 8 3 2  1 4 6 . 8 3 2  0 . 0 0 0  - 0 . 0 0 3 5  
7 9 3 8 8  0 1 3 6 1 C  
D • 3  
1 5 5 . 5 6 3  
1 5 5 . 5 6 4  
0 . 0 0 0  0 . 0 0 3 6  8 4 1 0 9  
0 1 4 8 8 D  
E  3  
1 6 4 . 8 1 4  
1 6 4 . 8 1 3  0 . 0 0 0  
- 0 . 0 0 3 8  
8 9 1 1 0  0 1 5 C 1 6  
F  3  
1 7 4 . 6 1 4  1 7 4 . 6 1 4  
0 . 0 0 0  0 . 0 0 0 7  
9 4 4 0 9  0 1 7 0 C 9  
F • 3  
1 8 4 . 9 9 7  1 8 4 . 9 9 8  0 . 0 0 0  0 . 0 0 3 3  
1 0 0 0 2 3  0 1 8 6 B 7  
G  3  
1 9 5 . 9 9 8  1 9 5 . 9 9 7  
0 . 0 0 0  
- 0 . 0 0 7 8  
1 0 5 9 7 0  
0 1 9 D F 2  
G • 3  
2 0 7 . 6 5 2  2 0 7 . 6 5 3  
0 . 0 0 0  0 . 0 0 2 9  1 1 2 2 7 2  
0 1 B 6 9 0  
A  3  2 2 0 . 0 0 0  2 2 0 . 0 0 0  0 . 0 0 0  0.0~23 
1 1 8 9 4 8  
0 1 D O A 4  
A • 3  
2 3 3 . 0 8 2  2 3 3 . 0 8 2  0 . 0 0 0  0 .  O J 2 1  
1  2 6 0 2 1  
0 1 E C 4 5  
B  3  
2 4 6 . 9 4 2  2 4 6 . 9 4 1  
0 . 0 0 0  
- 0 . 0 0 5 6  
1 3 3 5 1 4  
0 2 0 9 8 A  
- - -
1 6 0  
T A B L E  O F  N O T E S  A N D  2 4  S I T  N O T E  N U M B E R S  F O R  O C T A V E  4  
N O T E  F R E Q U E N C Y  P C T  C E N T  
N O T E  N U M B E R  
I D E A L  A C T U A L  
E R R O R  E R R O R  D E C I M A L  H E X  
- - - - - - - - - - - - - - - - - -
- - - - - -
- - - - - - - - - - - - - - -
- - - - - -
c  4  
2 6 1 . 6 2 6  2 6 1 . 6 2 6  0 . 0 0 0  
o .  0 0 4 7  
1 4 1 4 5 4  
0 2 2 8 8 E  
C • 4  
2 7 7 .  1 8 3  2 7 7 .  1 8 3  0 . 0 0 0  
0 . 0 0 1 3  1 4 9 8 6 5  0 2 4 9 6 9  
D  4  2 9 3 . 6 6 5  2 9 3 . 6 6 4  0 . 0 0 0  
- 0 . 0 0 3 ! 5  1 ! 5 8 7 7 6  
0 2 6 C 3 8  
D • 4  
3 1 1  .  1 2 7  3 1 1 .  1 2 8  0 . 0 0 0  
0 . 0 0 3 6  1 6 8 2 1 8  0 2 9 1 1 A  
E  4  
3 2 9 . 6 2 8  3 2 9 . 6 2 7  0 . 0 0 0  
- 0 . 0 0 3 8  1 7 8 2 2 0  
0 2 S 8 2 C  
F  4  3 4 9 . 2 2 8  3 4 9 . 2 2 8  0 . 0 0 0  0 . 0 0 0 7  1 0 8 8 1 8  0 2 E 1 9 2  
F • 4  
3 6 9 . 9 9 4  3 6 9 . 9 9 ! 5  0 . 0 0 0  0 . 0 0 3 3  2 0 0 0 4 6  0 3 0 D 6 E  
G  4  3 9 1  . 9 9 ! 5  3 9 1 . 9 9 6  
0 . 0 0 0  
0 . 0 0 0 4  2 1 1 9 4 1  0 3 3 B E ! 5  
G • 4  
4 1 ! 5 . 3 0 ! 5  4 1 ! 5 . 3 0 5  0 . 0 0 0  0 . 0 0 2 9  2 2 4 ! 5 4 4  0 3 6 D 2 0  
A  4  4 4 0 . 0 0 0  4 4 0 . 0 0 1  0 . 0 0 0  0 . 0 0 2 3  2 3 7 8 9 6  
0 3 A 1 4 8  
A • 4  
4 6 6 . 1 6 4  4 6 6 . 1 6 4  0 . 0 0 0  0 . 0 0 2 1  2 : 5 2 0 4 2  
0 3 D 8 8 A  
s  4  
4 9 3 . 8 8 3  4 9 3 . 8 8 4  0 . 0 0 0  
0 . 0 0 0 8  
2 6 7 0 2 9  0 4 1 3 H 5  
T A B L E  O F  N O T E S  A N D  2 4  S I T  N O T E  N U I ' 1 S E R S  F O R  O C T A V E  ! 5  
N O T E  F R E Q U E N C Y  
P C T  C E N T  
N O T E  N U M B E R  
I D E A L  A C T U A L  E R R O R  E R R O R  
D E C I M A L  
H E X  
- - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - -
- - - - - -
c  ! 5  ! 5 2 3 . 2 ! 5 1  ! 5 2 3 . 2 ! 5 1  0 . 0 0 0  
- 0 . 0 0 1 4  
2 8 2 9 0 7 - 0 4 ! 5 1 1 S  
c • 5  
5 ! 5 4 . 3 6 ! 5  : 5 3 4 . 3 6 6  
0 . 0 0 0  
0 . 0 0 1 3  
2 9 9 7 3 0  
0 4 9 2 D 2  
D  ! 5  ! 5 8 7 . 3 3 0  
: 5 8 7 . 3 3 0  0 . 0 0 0  0 . 0 0 2 0  3 1 7 3 5 3  
0 4 D 8 7 1  
D • e  
6 2 2 . 2 ! 5 4  6 2 2 . 2 3 3  0 . 0 0 0  - 0 . 0 0 1 ! 5  
3 3 6 4 3 ! 5  
0 3 2 2 3 3  
E  3  6 ! 5 9 . 2 ! 5 ! 5  6 ! 5 9 . 2 3 6  0 . 0 0 0  0 . 0 0 1 1  
3 : 5 6 4 4 1  
0 ! 5 7 0 ! 5 9  
F  ! 5  6 9 8 . 4 3 6  6 9 8 . 4 ! 5 7  
0 . 0 0 0  0 . 0 0 0 7  3 7 7 6 3 6  
0 ! 5 C 3 2 4  
F • ! 5  
7 3 9 . 9 8 9  7 3 9 . 9 8 8  
0 . 0 0 0  - 0 . 0 0 1 1  4 0 0 0 9 1  
0 6 1 A D S  
G  ! 5  7 8 3 . 9 9 1  7 8 3 . 9 9 1  0 . 0 0 0  0 . 0 0 0 4  
4 2 3 8 8 2  
0 6 7 7 C A  
G • ! 5  
8 3 0 . 6 0 9  8 3 0 . 6 0 9  0 . 0 0 0  - 0 . 0 0 0 9  
4 4 9 0 8 7  
0 6 D A 3 F  
A  ! 5  8 8 0 . 0 0 0  8 7 9 . 9 9 9  
0 . 0 0 0  
- 0 . 0 0 1 3  
4 7 ! 5 7 9 1  
0 7 4 2 8 F  
A • 5  
9 3 2 . 3 2 8  9 3 2 . 3 2 7  0 . 0 0 0  - 0 . 0 0 1 3  
: 5 0 4 0 8 3  
0 7 S 1 1 3  
s  ! 5  9 8 7 . 7 6 7  9 8 7 . 7 6 7  0 . 0 0 0  0 . 0 0 0 8  
: 5 3 4 0 ! 5 8  
0 8 2 6 2 A  
1 6 1  
T A B L E  O F  N O T E S  A N D  2 4  B I T  N O T E  N U M B E R S  F O R  O C T A V E  6  
N O T E  
F R E Q U E N C Y  P C T  
C E N T  
N O T E  N U M B E R  
I D E A L  
A C T U A L  E R R O R  E R R O R  
D E C I M A L  H E X  
- - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - -
- - - - - -
c  6  
1 0 4 6 . ! 5 0 2  1 0 4 6 . ! 5 0 1  0 . 0 0 0  
- 0 . 0 0 1 4  S 6 S 8 1 4  0 8 A 2 3 6  
C # 6  
1 1 0 8 . 7 3 1  
1 1 0 8 .  7 3 1  0 . 0 0 0  
0 . 0 0 1 3  ! 5 9 9 4 6 0  0 9 2 S A 4  
D  6  1 1 7 4 .  6 S 9  1 1 7 4 .  6 S 9  0 . 0 0 0  
- 0 . 0 0 0 7  6 3 S 1 0 S  0 9 B O E 1  
D # 6  
1 2 4 4 . ! 5 0 8  1 2 4 4 . ! 5 0 9  0 . 0 0 0  
0 . 0 0 1 0  6 7 2 8 7 1  O A 4 4 6 7  
E  6  1 3 1 8 . ! 5 1 0  1 3 1 8 . ! 5 1 1  0 . 0 0 0  
o .  0 0 1 1  7 1 2 8 8 2  O A E O B 2  
F  6  1 3 9 6 . 9 1 3  1 3 9 6 . 9 1 3  
0 . 0 0 0  0 . 0 0 0 7  
7 l 5 S 2 7 2  
O B 8 6 4 8  
F # 6  
1 4 7 9 . 9 7 8  1 4 7 9 . 9 7 7  
0 . 0 0 0  
- 0 . 0 0 1 1  8 0 0 1 8 2  
O C 3 S B 6  
G  6  1 ! 5 6 7 . 9 8 2  1 ! 5 6 7 . 9 8 2  0 . 0 0 0  
0 . 0 0 0 4  
8 4 7 7 6 4  
O C E F 9 4  
G # 6  
1 6 6 1 . 2 1 9  1 6 6 1 . 2 1 8  
0 . 0 0 0  - 0 . 0 0 0 9  
8 9 8 1 7 4  
O D B 4 7 E  
A  6  
1 7 6 0 . 0 0 0  
1 7 6 0 . 0 0 1  0 . 0 0 0  o . o o o s  
9 l 5 1 S 8 3  
O E 8 l 5 1 F  
A # 6  
1 8 6 4 . 6 S S  1 8 6 4 . 6 S S  
0 . 0 0 0  
0 . 0 0 0 4  
1 0 0 8 1 6 7  O F 6 2 2 7  
B  6  
1 9 7 S . l 5 3 3  
1 9 7 5 . ! 5 3 2  
0 . 0 0 0  - 0 . 0 0 0 8  1 0 6 8 1 1 ! 5  1  0 4 C ! : : > 3  
T A B L E  O F  N O T E S  A N D  2 4  B I T  N O T E  N U M B E R S  F O R  O C T A V E  7  
N O T E  
F R E Q U E N C Y  
P C T  C E N T  N O T E  N U M B E R  
I D E A L  A C T U A L  
E R R O R  E R R O R  
D E C I M A L  H E X  
- - - - - - - - -
- - - - - - - - -
- - - - - -
- - - - - - - - - - - - - - -
- - - - - -
c  7  2 0 9 3 . 0 0 ! 5  2 0 9 3 . 0 0 ! 5  0 . 0 0 0  0 . 0 0 0 1  1 1 3 1 6 2 9  
1 1 4 4 6 D  
C # 7  
2 2 1 7 . 4 6 1  2 2 1 7 . 4 6 1  0 . 0 0 0  - 0 . 0 0 0 1  1 1 9 8 9 1 9  
1 2 4 8 4 7  
D  7  2 3 4 9 . 3 1 8  2 3 4 9 . 3 1 9  0 . 0 0 0  0 . 0 0 0 6  1 2 7 0 2 1 1  
1 3 6 1 C 3  
D # 7  
2 4 8 9 . 0 1 6  2 4 8 9 . 0 1 6  
0 . 0 0 0  
- 0 . 0 0 0 2  1 3 4 ! 5 7 4 1  
1 4 8 8 C D  
E  7  2 6 3 7 . 0 2 0  2 6 3 7 . 0 2 0  
0 . 0 0 0  
- 0 . 0 0 0 1  
1 4 2 ! 5 7 6 3  1 S C 1 6 3  
F  7  2 7 9 3 . 8 2 6  2 7 9 3 . 8 2 ! 5  0 . 0 0 0  
- o . o o o s  
1 5 1 0 ! 5 4 3  
1 7 0 C 8 F  
F # 7  
2 9 S 9 . 9 S S  2 9 S 9 . 9 S S  0 . 0 0 0  
0 . 0 0 0 0  
1 6 0 0 3 6 ! 5  
1 8 6 B 6 D  
G  7  
3 1 3 ! 5 . 9 6 3  3 1 3 ! 5 . 9 6 4  0 . 0 0 0  0 . 0 0 0 4  1 6 S S S 2 8  
1 9 D F 2 8  
G # 7  
3 3 2 2 . 4 3 8  3 3 2 2 . 4 3 8  0 . 0 0 0  0 . 0 0 0 0  1 7 9 6 3 4 9  
1 B 6 8 F D  
A  7  3 ! 5 2 0 . 0 0 0  3 ! 5 1 9 . 9 9 9  0 . 0 0 0  - 0 . 0 0 0 4  
1 9 0 3 1 6 ! 5  
1 D O A 3 D  
A # 7  
3 7 2 9 . 3 1 0  
3 7 2 9 . 3 1 1  0 . 0 0 0  0 . 0 0 0 4  2 0 1 6 3 3 4  
1  E C 4 4 E  
B  7  3 9 ! 5 1 . 0 6 6  3 9 5 1 . 0 6 6  
0 . 0 0 0  
0 . 0 0 0 0  
2 1 3 6 2 3 1  
2 0 9 8 A 7  
1 6 2  
T A B L E  O F  N O T E S  A N D  2 4  B I T  N O T E  N U M B E R S  F O n  O C T A V E  8  
N O T E  F R E Q U E N C Y  P C T  
C E N T  
N O T E  N U M B E R  
I D E A L  
A C T U A L  E R R O R  
E R R O R  D E C I M A L  H E X  
- - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - - -
c  8  4 1 8 6 . 0 0 9  4 1 8 6 . 0 0 9  
0 . 0 0 0  0 . 0 0 0 1  2 2 6 3 2 ! 5 8  2 2 8 8 D A  
C # 8  
4 4 3 4 . 9 2 2  
4 4 3 4 . 9 2 2  0 . 0 0 0  
- 0 . 0 0 0 1  2 3 9 7 8 3 8  2 4 9 6 8 E  
D  8  
4 6 9 8 . 6 3 6  
4 6 9 8 . 6 3 6  0 . 0 0 0  
- 0 . 0 0 0 1  2 ! 5 4 0 4 2 1  
2 6 C 3 8 ! 5  
D # 8  
4 9 7 8 . 0 3 2  4 9 7 8 . 0 3 1  
0 . 0 0 0  - 0 . 0 0 0 2  2 6 9 1 4 8 2  2 9 1 1 9 A  
E  8  ! 5 2 7 4 . 0 4 1  ! 5 2 7 4 . 0 4 0  0 . 0 0 0  
- 0 . 0 0 0 1  2 8 ! 5 1 ! 5 2 6  2 B 8 2 C 6  
F  8  ! 5 ! 5 8 7 . 6 ! 5 2  ! 5 ! 5 8 7 . 6 ! 5 2  0 . 0 0 0  
0 . 0 0 0 1  3 0 2 1 0 8 7  2 E 1 9 1 F  
F # 8  
! 5 9 1 9 . 9 1 1  ! 5 9 1 9 . 9 1 1  0 . 0 0 0  
0 . 0 0 0 0  3 2 0 0 7 3 0  
3 0 D 6 D A  
G  8  6 2 7 1 . 9 2 7  6 2 7 1 . 9 2 6  0 . 0 0 0  
- 0 . 0 0 0 1  3 3 9 1 0 ! 5 ! 5  
3 3 B E 4 F  
G # 8  
6 6 4 4 . 8 7 ! 5  6 6 4 4 . 8 7 ! 5  0 . 0 0 0  
0 . 0 0 0 0  3 ! 5 9 2 6 9 8  
3 6 D 1 F A  
A  8  7 0 4 0 . 0 0 0  7 0 4 0 . 0 0 0  0 . 0 0 0  0 . 0 0 0 1  
3 8 0 6 3 3 1  
3 A 1 4 7 B  
A # 8  
7 4 ! 5 8 . 6 2 0  7 4 ! 5 8 . 6 2 0  0 . 0 0 0  
0 . 0 0 0 0  4 0 3 2 6 6 7  
3 D S 8 9 B  
B  8  7 9 0 2 .  1 3 3  7 9 0 2 . 1 3 3  0 . 0 0 0  0 . 0 0 0 0  4 2 7 2 4 6 2  4 1 3 1 4 E  
T A B L E  O F  N O T E S  A N D  2 4  B I T  N O T E  N U M B E R S  F O R  O C T A V E  9  
N O T E  F R E Q U E N C Y  
P C T  C E N T  N O T E  N U M B E R  
I D E A L  A C T U A L  E R R O R  E R R O R  
D E C I M A L  H E X  
- - - - - - - - -
- - - - - - - - -
- - - - - - - - - - - - - - - - - - - - -
- - - - - -
c  9  8 3 7 2 . 0 1 8  
8 3 7 2 . 0 1 9  0 . 0 0 0  0 . 0 0 0 1  
4 ! 5 2 6 ! 5 1 6  4 ! 5 1 1 6 4  
C # 9  
8 8 6 9 . 8 4 4  
8 8 6 9 . 8 4 3  0 . 0 0 0  - 0 . 0 0 0 1  4 7 9 ! 5 6 7 6  
4 9 2 D 1 C  
D  9  9 3 9 7 . 2 7 3  9 3 9 7 . 2 7 2  0 . 0 0 0  - 0 . 0 0 0 1  
! 5 0 8 0 8 4 2  
4 D 8 7 0 A  
D # 9  
9 9 ! 5 6 . 0 6 3  9 9 ! 5 6 . 0 6 4  
0 . 0 0 0  
0 . 0 0 0 1  
! 5 3 8 2 9 6 ! 5  
! 5 2 2 3 3 ! 5  
E  9  1 0 ! 5 4 8 . 0 8 2  1 0 ! 5 4 8 . 0 8 1  
0 . 0 0 0  - 0 . 0 0 0 1  
! 5 7 0 3 0 ! 5 2  
! 5 7 0 ! 5 8 C  
F  9  1 1 1 7 ! 5 . 3 0 3  1 1 1 7 ! 5 .  3 0 4  
0 . 0 0 0  0 . 0 0 0 1  
6 0 4 2 1 7 4  
! 5 C 3 2 3 E  
F # 9  
1 1 8 3 9 . 8 2 2  1 1 8 3 9 . 8 2 2  0 . 0 0 0  0 . 0 0 0 0  
6 4 0 1 4 6 0  
6 1 A D B 4  
G  9  1  2 ! 5 4 3 .  8 ! 5 4  
1 2 ! 5 4 3 . 8 ! 5 ! 5  
0 . 0 0 0  
0 . 0 0 0 1  6 7 8 2 1 1 1  
6 7 7 C 9 F  
G # 9  
1 3 2 8 9 . 7 ! 5 0  1 3 2 3 9 . 7 ! 5 1  0 . 0 0 0  0 . 0 0 0 0  
7 1 8 ! 5 3 9 6  
6 D A 3 F 4  
A  9  1 4 0 8 0 . 0 0 0  1 4 0 8 0 . 0 0 0  
0 . 0 0 0  0 . 0 0 0 1  
7 6 1 2 6 6 2  
7 4 2 8 F 6  
A # 9  
1 4 9 1 7 . 2 4 0  1 4 9 1 7 . 2 4 0  
0  . .  0 0 0  
0 . 0 0 0 0  8 0 6 ! 5 3 3 4  
7 6 1 1 3 6  
6  9  1 ! 5 8 0 4 . 2 6 6  1 ! 5 8 0 4 . 2 6 6  0 . 0 0 0  
0 . 0 0 0 0  
8 ! 5 4 4 9 2 4  
8 2 6 2 9 C  
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